Patents by Inventor Ganesh Balakrishnan
Ganesh Balakrishnan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9262170Abstract: Reclaiming checkpoints in a system in an order that differs from the order when the checkpoints are created. Reclaiming the checkpoints includes: creating one or more checkpoints, each of which having an initial state using system resources and holding the checkpoints state; identifying the completion of all the instructions associated with the checkpoint; reassigning all the instructions associated with the identified checkpoint to an immediately preceding checkpoint; and freeing the resources associated with the identified checkpoint. The checkpoint is created when the instruction that is checked is a conditional branch having a direction that cannot be predicted with a predetermined confidence level.Type: GrantFiled: July 26, 2012Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Anil Krishna, Ganesh Balakrishnan, Gordon B. Bell
-
Publication number: 20150242243Abstract: A method for managing processor power optimization is provided. The method may include receiving a plurality of tasks for processing by a processor environment. The method may also include allocating a portion of a compute resource corresponding to the processor environment to each of the received plurality of tasks, the allocating of the portion being based on both an execution time and a response time associated with each of the received plurality of tasks.Type: ApplicationFiled: February 21, 2014Publication date: August 27, 2015Applicant: International Business Machines CorporationInventors: GANESH BALAKRISHNAN, MOHAMMAD PEYRAVIAN, SRINIVASAN RAMANI, BRIAN M. ROGERS, KEN V. VU
-
Patent number: 9081504Abstract: Embodiments of the present invention provide a flash memory device write-access management amongst different virtual machines (VMs) in a virtualized computing environment. In one embodiment, a virtualized computing data processing system can include a host computer with at least one processor and memory and different VMs executing in the host computer. The system also can include a flash memory device coupled to the host computer and accessible by the VMs. Finally, a flash memory controller can manage access to the flash memory device. The controller can include program code enabled to compute a contemporaneous bandwidth of requests for write operations for the flash memory device, to allocate a corresponding number of tokens to the VMs, to accept write requests to the flash memory device from the VMs only when accompanied by a token and to repeat the computing, allocating and accepting after a lapse of a pre-determined time period.Type: GrantFiled: December 29, 2011Date of Patent: July 14, 2015Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.Inventors: Ganesh Balakrishnan, Anil Krishna
-
Patent number: 9043556Abstract: A method, a system and a computer program product for enhancing a cache back invalidation policy by utilizing least recently used (LRU) bits and presence bits in selecting cache-lines for eviction. A cache back invalidation (CBI) utility evicts cache-lines by using presence bits to avoid replacing a cache-line in a lower level cache that is also present in a higher level cache. Furthermore, the CBI utility selects the cache-line for eviction from an LRU group. The CBI utility ensures that dormant cache-lines in the higher level caches do not retain corresponding presence bits set in the lower level caches by unsetting the presence bits in the lower level cache when a line is replaced in the higher level cache. Additionally, when a processor core becomes idle, the CBI utility invalidates the corresponding higher level cache by unsetting the corresponding presence bits in the lower level cache.Type: GrantFiled: December 21, 2012Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Anil Krishna
-
Publication number: 20140366927Abstract: Provided is an energy harvesting device, including a solar cell including at least one active layer for receiving a first range of electromagnetic frequencies, at least one layer including antenna structures for receiving RF energy and formed on a first side of the solar cell, and at least one semiconductor for absorbing IR energy, and formed on a second side of the solar cell opposite the first side.Type: ApplicationFiled: January 23, 2013Publication date: December 18, 2014Inventors: Olga A. Lavrova, Christos G. Christodoulou, Sang M. Han, Ganesh Balakrishnan
-
Patent number: 8914570Abstract: In a method for storing data in a flash memory array, the flash memory array includes a plurality of physical pages. The method includes receiving a request to perform a data access operation through a communication bus. The request includes data and a logical page address. The method further includes allocating one or more physical pages of the flash memory array to perform the data access operation. The method further includes, based on a historical usage data of the flash memory array, selectively encoding the data contained in the logical page into the one or more physical pages.Type: GrantFiled: May 4, 2012Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Anil Krishna
-
Patent number: 8826049Abstract: One embodiment provides a method of controlling memory in a computer system. Airflow is generated through an enclosure at a variable airflow rate to cool a plurality of memory banks at different locations within the enclosure. The airflow rate is controlled as a function of the temperature of one or more of the memory banks. Memory workload is selectively allocated to the memory banks according to expected differences in airflow, such as differences in airflow temperature, at each of the different locations.Type: GrantFiled: November 16, 2010Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Bejoy J. Kochuparambil, Matthew L. Nickerson, Aparna Vallury
-
Publication number: 20140032884Abstract: Reclaiming checkpoints in a system in an order that differs from the order when the checkpoints are created. Reclaiming the checkpoints includes: creating one or more checkpoints, each of which having an initial state using system resources and holding the checkpoints state; identifying the completion of all the instructions associated with the checkpoint; reassigning all the instructions associated with the identified checkpoint to an immediately preceding checkpoint; and freeing the resources associated with the identified checkpoint. The checkpoint is created when the instruction that is checked is a conditional branch having a direction that cannot be predicted with a predetermined confidence level.Type: ApplicationFiled: July 26, 2012Publication date: January 30, 2014Applicant: International Business Machines CorporationInventors: Anil Krishna, Ganesh Balakrishnan, Gordon B. Bell
-
Patent number: 8609461Abstract: Various embodiments provide methods for forming a diamond heat spreader and integrating the diamond heat spreader with a heat source without generating voids at the interface. In one embodiment, a semiconductor layer can be epitaxially formed on a diamond substrate having a desirably low surface root mean square (RMS) roughness. The semiconductor epi-layer can be used as an interface layer for bonding the diamond substrate to the heat source to provide efficient heat spreading.Type: GrantFiled: May 11, 2010Date of Patent: December 17, 2013Assignee: STC.UNMInventors: Ganesh Balakrishnan, Jerome V. Moloney, Victor Hasson
-
Publication number: 20130297853Abstract: In a method for storing data in a flash memory array, the flash memory array includes a plurality of physical pages. The method includes receiving a request to perform a data access operation through a communication bus. The request includes data and a logical page address. The method further includes allocating one or more physical pages of the flash memory array to perform the data access operation. The method further includes, based on a historical usage data of the flash memory array, selectively encoding the data contained in the logical page into the one or more physical pages.Type: ApplicationFiled: May 4, 2012Publication date: November 7, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ganesh Balakrishnan, Anil Krishna
-
Patent number: 8572325Abstract: Embodiments of the invention are directed to optimizing the performance of a split disk cache. In one embodiment, a disk cache includes a primary region having a read portion and write portion and one or more smaller, sample regions also including a read portion and a write portion. The primary region and one or more sample region each have an independently adjustable ratio of a read portion to a write portion. Cached reads are distributed among the read portions of the primary and sample region, while cached writes are distributed among the write portions of the primary and sample region. The performance of the primary region and the performance of the sample region are tracked, such as by obtaining a hit rate for each region during a predefined interval. The read/write ratio of the primary region is then selectively adjusted according to the performance of the one or more sample regions.Type: GrantFiled: December 7, 2010Date of Patent: October 29, 2013Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Gordon B. Bell, Timothy H. Heil, MVV Anil Krishna, Brian M. Rogers
-
Patent number: 8482465Abstract: Various embodiments provide materials and methods for an optically pumped switch device, an optically pumped reconfigurable antenna system (OPRAS), and their related antenna devices. In one embodiment, the switch devices and the antenna devices can have a photoconductive cell. The photoconductive cell can include a semiconductive substrate that is conductive to reflect a radio frequency (RF) signal in response to an optical signal.Type: GrantFiled: January 10, 2011Date of Patent: July 9, 2013Assignee: STC.UNMInventors: Sameer D. Hemmady, Ganesh Balakrishnan, Christos G. Christodoulou, Youssef Tawk
-
Publication number: 20130173849Abstract: Embodiments of the present invention provide a flash memory device write-access management amongst different virtual machines (VMs) in a virtualized computing environment. In one embodiment, a virtualized computing data processing system can include a host computer with at least one processor and memory and different VMs executing in the host computer. The system also can include a flash memory device coupled to the host computer and accessible by the VMs. Finally, a flash memory controller can manage access to the flash memory device. The controller can include program code enabled to compute a contemporaneous bandwidth of requests for write operations for the flash memory device, to allocate a corresponding number of tokens to the VMs, to accept write requests to the flash memory device from the VMs only when accompanied by a token and to repeat the computing, allocating and accepting after a lapse of a pre-determined time period.Type: ApplicationFiled: June 15, 2012Publication date: July 4, 2013Applicant: International Business Machines CorporationInventors: Ganesh Balakrishnan, Anil Krishna
-
Publication number: 20130173843Abstract: Embodiments of the present invention provide a flash memory device write-access management amongst different virtual machines (VMs) in a virtualized computing environment. In one embodiment, a virtualized computing data processing system can include a host computer with at least one processor and memory and different VMs executing in the host computer. The system also can include a flash memory device coupled to the host computer and accessible by the VMs. Finally, a flash memory controller can manage access to the flash memory device. The controller can include program code enabled to compute a contemporaneous bandwidth of requests for write operations for the flash memory device, to allocate a corresponding number of tokens to the VMs, to accept write requests to the flash memory device from the VMs only when accompanied by a token and to repeat the computing, allocating and accepting after a lapse of a pre-determined time period.Type: ApplicationFiled: December 29, 2011Publication date: July 4, 2013Applicant: International Business Machines CorporationInventors: Ganesh BALAKRISHNAN, Anil KRISHNA
-
Patent number: 8410523Abstract: Exemplary embodiments provide high-quality layered semiconductor devices and methods for their fabrication. The high-quality layered semiconductor device can be formed in planar with low defect densities and with strain relieved through a plurality of arrays of misfit dislocations formed at the interface of highly lattice-mismatched layers of the device. The high-quality layered semiconductor device can be formed using various materials systems and can be incorporated into various opto-electronic and electronic devices. In an exemplary embodiment, an emitter device can include monolithic quantum well (QW) lasers directly disposed on a SOI or silicon substrate for waveguide coupled integration. In another exemplary embodiment, a superlattice (SL) photodetector and its focal plane array can include a III-Sb active region formed over a large GaAs substrate using SLS technologies.Type: GrantFiled: December 10, 2008Date of Patent: April 2, 2013Inventors: Diana L. Huffaker, Larry R. Dawson, Ganesh Balakrishnan
-
Patent number: 8364898Abstract: A method and a system for utilizing less recently used (LRU) bits and presence bits in selecting cache-lines for eviction from a lower level cache in a processor-memory sub-system. A cache back invalidation (CBI) logic utilizes LRU bits to evict only cache-lines within a LRU group, following a cache miss in the lower level cache. In addition, the CBI logic uses presence bits to (a) indicate whether a cache-line in a lower level cache is also present in a higher level cache and (b) evict only cache-lines in the lower level cache that are not present in a corresponding higher level cache. However, when the lower level cache-line selected for eviction is also present in any higher level cache, CBI logic invalidates the cache-line in the higher level cache. The CBI logic appropriately updates the values of presence bits and LRU bits, following evictions and invalidations.Type: GrantFiled: January 23, 2009Date of Patent: January 29, 2013Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Anil Krishna
-
Publication number: 20120144109Abstract: Embodiments of the invention are directed to optimizing the performance of a split disk cache. In one embodiment, a disk cache includes a primary region having a read portion and write portion and one or more smaller, sample regions also including a read portion and a write portion. The primary region and one or more sample region each have an independently adjustable ratio of a read portion to a write portion. Cached reads are distributed among the read portions of the primary and sample region, while cached writes are distributed among the write portions of the primary and sample region. The performance of the primary region and the performance of the sample region are tracked, such as by obtaining a hit rate for each region during a predefined interval. The read/write ratio of the primary region is then selectively adjusted according to the performance of the one or more sample regions.Type: ApplicationFiled: December 7, 2010Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ganesh Balakrishnan, Gordon B. Bell, Timothy H. Heil, MVV Anil Krishna, Brian M. Rogers
-
Publication number: 20120124590Abstract: One embodiment provides a method of controlling memory in a computer system. Airflow is generated through an enclosure at a variable airflow rate to cool a plurality of memory banks at different locations within the enclosure. The airflow rate is controlled as a function of the temperature of one or more of the memory banks. Memory workload is selectively allocated to the memory banks according to expected differences in airflow, such as differences in airflow temperature, at each of the different locations.Type: ApplicationFiled: November 16, 2010Publication date: May 17, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ganesh Balakrishnan, Bejoy J. Kochuparambil, Matthew L. Nickerson, Aparna Vallury
-
Patent number: 8171220Abstract: Embodiments that that distribute replacement policy bits and operate the bits in cache memories, such as non-uniform cache access (NUCA) caches, are contemplated. An embodiment may comprise a computing device, such as a computer having multiple processors or multiple cores, which has cache memory elements coupled with the multiple processors or cores. The cache memory device may track usage of cache lines by using a number of bits. For example, a controller of the cache memory may manipulate bits as part of a pseudo least recently used (LRU) system. Some of the bits may be in a centralized area of the cache. Other bits of the pseudo LRU system may be distributed across the cache. Distributing the bits across the cache may enable the system to conserve additional power by turning off the distributed bits.Type: GrantFiled: April 24, 2009Date of Patent: May 1, 2012Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Anil Krishna
-
Patent number: 8140758Abstract: Embodiments that dynamically reorganize data of cache lines in non-uniform cache access (NUCA) caches are contemplated. Various embodiments comprise a computing device, having one or more processors coupled with one or more NUCA cache elements. The NUCA cache elements may comprise one or more banks of cache memory, wherein ways of the cache are horizontally distributed across multiple banks. To improve access latency of the data by the processors, the computing devices may dynamically propagate cache lines into banks closer to the processors using the cache lines. To accomplish such dynamic reorganization, embodiments may maintain “direction” bits for cache lines. The direction bits may indicate to which processor the data should be moved. Further, embodiments may use the direction bits to make cache line movement decisions.Type: GrantFiled: April 24, 2009Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Gordon B. Bell, Anil Krishna, Srinivasan Ramani