Patents by Inventor Gary Hong

Gary Hong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10712862
    Abstract: An electronic device includes a foldable touch screen having first and second portions and a bendable intermediate portion connecting the first portion to the second portion. The foldable touch screen has a capacitive touch matrix therein. A touch screen controller acquires touch data from the capacitive touch matrix, calculates strength values of nodes of the capacitive touch matrix based upon the acquired touch data, calculates a first value, the first value being an average strength of nodes of the capacitive touch matrix located in the first portion of the foldable touch screen, calculates a second value, the second value being an average strength of nodes of the capacitive touch matrix located in the second portion of the foldable touch screen, and determines that the foldable touch screen is in a closed position based upon the first value and the second value both being greater than a first given strength value.
    Type: Grant
    Filed: March 22, 2019
    Date of Patent: July 14, 2020
    Assignee: STMicroelectronics Asia Pacific Pte Ltd
    Inventors: Jm Kang, Alex Hong, Sj Koo, Tim Kim, Shaun Park, Gary Lee
  • Publication number: 20140114725
    Abstract: Systems and methods for processing alert communications are provided herein. Some exemplary methods may include processing alert communications on a mobile client computing device, where the mobile client computing device having a mobile survey management application. The method may also include executing instructions stored in memory to: capture at least a portion of an electronic mail alert communication provided to the mobile client computing device, the electronic mail alert communication being provided to the mobile client computing device by a survey management application of an application server, to establish an active issue within the mobile survey management application, and provide notification to the survey management application that the active issue has been resolved.
    Type: Application
    Filed: October 2, 2013
    Publication date: April 24, 2014
    Inventors: Jason Tryfon, Gary Hong
  • Publication number: 20140046728
    Abstract: Systems and methods for processing alert communications are provided herein. Some exemplary methods may include processing alert communications on a mobile client computing device, where the mobile client computing device having a mobile survey management application. The method may also include executing instructions stored in memory to: capture at least a portion of an electronic mail alert communication provided to the mobile client computing device, the electronic mail alert communication being provided to the mobile client computing device by a survey management application of an application server, to establish an active issue within the mobile survey management application, and provide notification to the survey management application that the active issue has been resolved.
    Type: Application
    Filed: September 24, 2013
    Publication date: February 13, 2014
    Inventors: Jason Tryfon, Gary Hong
  • Patent number: 6757198
    Abstract: A method for operating a non-volatile memory device, which is applicable to an n-channel non-volatile memory device, wherein a positive voltage is applied to the control gate, a negative voltage is applied to the drain region while the source region is floating. Furthermore, a negative voltage is applied to the substrate to program to the n-channel memory device by the channel Fowler-Nordheim tunneling effect. To erase the n-channel non-volatile memory device, a negative voltage is applied to the control gate, a positive voltage is applied to the drain region, and the source region is floating. Moreover, a positive voltage is applied to the substrate to erase the n-channel memory device using the channel Fowler-Nordheim tunneling effect.
    Type: Grant
    Filed: March 12, 2003
    Date of Patent: June 29, 2004
    Assignee: United Microelectronics Corp.
    Inventors: Chih-Jen Huang, Hwi-Huang Chen, Gary Hong
  • Patent number: 6750673
    Abstract: A first compensation factor, a second compensation factor and a third compensation factor are provided to improve a capacitance-voltage (C-V) method for measuring an effective channel length of a metal-oxide-semiconductor field effect transistor (MOSFET), and an overlap length of a gate and a source and a drain of the transistor. The first compensation factor is calculated by measuring two unit length gate capacitances of the transistor. The second compensation factor is calculated by measuring two unit length overlap capacitances of the transistor. The third compensation factor is a ratio of the second compensation factor to the first compensation factor.
    Type: Grant
    Filed: April 10, 2003
    Date of Patent: June 15, 2004
    Assignee: United Microelectronics Corp.
    Inventors: Heng-Sheng Huang, Gary Hong, Shih-Chieh Lin, Yueh-Hsun Lee
  • Patent number: 6720267
    Abstract: A cantilever beam type micro-electromechanical system (MEMS) is formed on a substrate. Two first electrodes are formed in a first dielectric layer on the substrate and a waveguide line is formed between the first electrodes. A patterned sacrificial layer and an arm layer are formed on the substrate. Two second electrodes and a second dielectric layer are formed in the arm layer, and an optical grating is formed in the second dielectric layer. Finally, a cap layer is formed on the substrate, and the patterned sacrificial layer is removed.
    Type: Grant
    Filed: March 19, 2003
    Date of Patent: April 13, 2004
    Assignee: United Microelectronics Corp.
    Inventors: Anchor Chen, Gary Hong
  • Publication number: 20030142548
    Abstract: A method for operating a non-volatile memory device, which is applicable to an n-channel non-volatile memory device, wherein a positive voltage is applied to the control gate, a negative voltage is applied to the drain region while the source region is floating. Furthermore, a negative voltage is applied to the substrate to program to the n-channel memory device by the channel Fowler-Nordheim tunneling effect. To erase the n-channel non-volatile memory device, a negative voltage is applied to the control gate, a positive voltage is applied to the drain region, and the source region is floating. Moreover, a positive voltage is applied to the substrate to erase the n-channel memory device using the channel Fowler-Nordheim tunneling effect.
    Type: Application
    Filed: March 12, 2003
    Publication date: July 31, 2003
    Inventors: Chih-Jen Huang, Hwi-Huang Chen, Gary Hong
  • Publication number: 20030107921
    Abstract: A method for operating a non-volatile memory device, which is applicable to an n-channel non-volatile memory device, wherein a positive voltage is applied to the control gate, a negative voltage is applied to the drain region while the source region is floating. Furthermore, a negative voltage is applied to the substrate to program to the n-channel memory device by the channel Fowler-Nordheim tunneling effect. To erase the n-channel non-volatile memory device, a negative voltage is applied to the control gate, a positive voltage is applied to the drain region, and the source region is floating. Moreover, a positive voltage is applied to the substrate to erase the n-channel memory device using the channel Fowler-Nordheim tunneling effect.
    Type: Application
    Filed: January 14, 2002
    Publication date: June 12, 2003
    Inventors: Chih-Jen Huang, Hwi-Huang Chen, Gary Hong
  • Patent number: 6548346
    Abstract: A transfer FET of a DRAM cell is formed having protective dielectric layers on the top and sides of the gate electrode. A first dielectric layer, preferably silicon dioxide, is provided over the transfer FET and a self-aligned etching process is used to etch through the first dielectric layer and to open a contact via to expose one of the source/drain regions of the transfer FET. A thick layer of polysilicon is deposited over the access circuitry and in contact with the exposed source/drain region of the transfer FET. A second dielectric layer is deposited over the surface of the thick layer of polysilicon and patterned to define a sacrificial structure on the polysilicon layer and over the one source/drain region. A third dielectric layer is deposited over the sacrificial structure and is anisotropically etched back to form sidewall spacer structures on the surface of the polysilicon layer.
    Type: Grant
    Filed: July 7, 1997
    Date of Patent: April 15, 2003
    Assignee: United Microelectronics Corp.
    Inventor: Gary Hong
  • Patent number: 6514778
    Abstract: The present invention provides a C-V method for measuring an effective channel length in a device, which can simultaneously measure a gate-to-drain overlap length and a gate etch bias length in the device. In the present method, the measured length of the gate by using the present method has a deviation below 5% compared with the real gate length form SEM. Furthermore, the calculating method of the present invention only uses simple simultaneous equations, which can be measured by a man or a mechanism. As the layout rule shrunk, the present method provides a simple way to measure those parameters, which have become more and more important in the device.
    Type: Grant
    Filed: January 31, 2001
    Date of Patent: February 4, 2003
    Assignee: United Microelectronics Corp.
    Inventors: Heng-Seng Huang, Gary Hong, Yue-Shiun Lee, Shyh-Jye Lin
  • Publication number: 20020182824
    Abstract: A method of forming shallow trench isolation (STI) uses a flowable insulating layer. In the method, a pad oxide layer is first formed on a substrate. A stop layer is formed on the pad oxide layer. Then, a trench is formed in the stop layer, the pad oxide layer and the substrate. A liner oxide layer is formed on the inner surface of the trench. Thereafter, a flowable insulating layer, such as a doped silicon oxide layer, is formed in the trench. An insulating layer, such as a silicon oxide layer, is formed on the flowable insulating layer. Finally, the stop layer and the pad oxide layer are removed so as to completely form shallow trench isolation.
    Type: Application
    Filed: June 5, 2001
    Publication date: December 5, 2002
    Applicant: UNITED MICROELECTRONICS CORP.
    Inventors: Ying-Jen Lin, Joe Ko, Gary Hong, Yen-Lin Ding
  • Publication number: 20020102752
    Abstract: The present invention provides a C-V method for measuring an effective channel length in a device, which can simultaneously measure a gate-to-drain overlap length and a gate etch bias length in the device. In the present method, the measured length of the gate by using the present method has a deviation below 5% to compare with the real gate length form SEM. Furthermore, the calculating method of the present invention is only using simple simultaneous equations, which can be measured by a man or a mechanism. As the layout rule shrunk, the present method provides a simple way to measure those parameters, which become more and more important in the device.
    Type: Application
    Filed: January 31, 2001
    Publication date: August 1, 2002
    Inventors: Heng-Seng Huang, Gary Hong, Yue-Shiun Lee, Shyh-Jye Lin
  • Publication number: 20020066175
    Abstract: A method of manufacturing an inductor. A substrate is provided and then a plurality of linear-shaped first metallic layers is formed over the substrate. A first dielectric layer having a planar upper surface is over the substrate and the first metallic layers. A second metallic layer having a high magnetic conductance coefficient is embedded within the first metallic layer. A second dielectric layer is formed over the first dielectric layer and the second metallic layer. Via openings are formed in the first and the second dielectric layer directly above each end of each linear-shaped first metallic layer. Conductive material is deposited into the via openings to form plugs. A plurality of linear-shaped third metallic layers is formed so that the first metallic layer, the plug and the third metallic layer together form a spiral path. A dual damascene process may also be used to form the plugs and the third metallic layers.
    Type: Application
    Filed: December 13, 2000
    Publication date: June 6, 2002
    Inventors: Heng-sheng Huang, Gary Hong, Dong-Long Lee, Meng-Jen Chuang
  • Patent number: 6396745
    Abstract: In present invention we provide a vertical two-transistor memory cell consisted of a MOS transistor and an ETOX cell. One of the drain or source of the MOS transistor is connected to the control gate of the ETOX cell, the other is acted as the control gate of the vertical two-transistor memory cell and is connected to a control line. And the gate of the MOS transistor is acted as the select gate of the vertical two-transistor memory cell and is connected to a word line. The drain of ETOX cell is connected to a bit line, and the source of ETOX cell is grounded. The vertical two-transistor memory cell can be programmed by channel Fowler-Nordheim tunneling of electrons which is injected from the substrate through the channel and tunnel oxide into the floating gate. Such memory cell can avoid the word line disturb by controlling the word line.
    Type: Grant
    Filed: February 15, 2001
    Date of Patent: May 28, 2002
    Assignee: United Microelectronics Corp.
    Inventors: Gary Hong, Hwi-Huang Chen, Wen-Chi Ting
  • Patent number: 6350677
    Abstract: A method of forming a self-aligned silicide layer. A planarization process is performed to form a gate with a planar top surface. Due to the planar top surface of the gate, the reactivity and the uniformity of thickness of the subsequently formed silicide layer on the top surface of the gate are improved, such that the resistance of the silicide is reduced, and the performance of the device is improved.
    Type: Grant
    Filed: August 2, 2000
    Date of Patent: February 26, 2002
    Assignee: United Microelectronics Corp.
    Inventors: Joe Ko, Gary Hong
  • Publication number: 20020011631
    Abstract: A structure of self-aligned metal silicide. A gate oxide layer is formed on a substrate. A gate with a sidewall and a top surface thereof is formed on the gate oxide layer. A first silicidation step is performed to form a first metal silicide layer on both the sidewall and the top surface. A spacer is formed to cover the first metal silicide layer on the sidewall of the gate. An ion implantation is performed to form a source/drain region in the substrate with the gate as a mask. A second silicidation step is formed to form a second metal silicide layer on the source/drain region.
    Type: Application
    Filed: April 16, 1999
    Publication date: January 31, 2002
    Inventor: GARY HONG
  • Patent number: 6294812
    Abstract: A flash memory cell. A spacer is formed on a sidewall of a controlling gate. A self-aligned source/drain region can thus be formed by the formation of the spacer. The tunneling oxide layer is then formed on the source/drain region instead of on the controlling gate. Thus, the tunneling oxide layer is formed with a self-aligned process.
    Type: Grant
    Filed: May 6, 1999
    Date of Patent: September 25, 2001
    Assignee: United Microelectronics Corp.
    Inventors: Yen-Lin Ding, Gary Hong
  • Publication number: 20010023107
    Abstract: Alternative methods are provided for fabricating a hybrid isolation structure on a semiconductor substrate, wherein, the hybrid isolation structure includes a shallow trench isolation (STI) and a field oxide isolation formed by local oxidation of silicon (LOCOS). In detail, the STI is formed within a device region that is operated at a low working voltage, a logic device region, to efficiently enhance the device density. On the other hand, the LOCOS isolation is formed within a device region that is operated at a high working voltage, a memory device region, to ensure the reliability and performance of the devices.
    Type: Application
    Filed: April 26, 1999
    Publication date: September 20, 2001
    Inventors: GARY HONG, WENCHI TING
  • Patent number: 6284597
    Abstract: A method of fabricating a flash memory is described. First, a shallow trench isolation structure is formed on the substrate, so that the surface of the shallow trench isolation structure is projected above the surface of the substrate. Then, a spacer is formed on the sidewall of the shallow trench isolation structure, which projects above the surface of the substrate. With the spacer serving as a mask, a gate oxide layer not covered by the spacer is etched to expose the substrate. By thermal oxidation, a self-aligned tunneling oxide layer is formed on the exposed substrate. The spacer is then removed. A floating gate is formed on the tunneling oxide layer. In addition, a dielectric layer and a control gate are formed on the floating gate in sequence, thus completing the flash memory structure.
    Type: Grant
    Filed: March 19, 1999
    Date of Patent: September 4, 2001
    Assignee: United Microelectronics, Corp.
    Inventor: Gary Hong
  • Patent number: 6285061
    Abstract: A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.
    Type: Grant
    Filed: April 27, 1995
    Date of Patent: September 4, 2001
    Assignee: United Microelectronics Corp.
    Inventors: Yau-Kae Shell, Gary Hong