Patents by Inventor Giles Humpston
Giles Humpston has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080090333Abstract: A method of making microelectronic packages includes making a subassembly by providing a plate having a top surface, a bottom surface and openings extending between the top and bottom surfaces, attaching a compliant layer to the top surface of the plate, the compliant layer having openings that are aligned with the openings extending through the plate, and providing electrically conductive features on the compliant layer. After making the subassembly, the bottom surface of the plate is attached with the top surface of a semiconductor wafer so that the openings extending through the plate are aligned with contacts on the wafer. At least some of the electrically conductive features on the compliant layer are electrically interconnected with the contacts on the semiconductor wafer.Type: ApplicationFiled: October 17, 2006Publication date: April 17, 2008Applicant: Tessera, Inc.Inventors: Belgacem Haba, Giles Humpston
-
Publication number: 20080090427Abstract: A microelectric component having a base and a plurality of conductive posts extending from said base. Each of the posts is formed from a connected lattice of metal having voids therein. The lattice may be formed by depositing metal onto a sacrificial element such as an open-celled polymeric foam. During use or during processing, the posts may be deformed, as by crushing the lattice.Type: ApplicationFiled: October 12, 2006Publication date: April 17, 2008Applicant: Tessera, Inc.Inventors: Giles Humpston, Jesse Burl Thompson
-
Publication number: 20080088033Abstract: A microelectronic package includes a microelectronic element having contacts, a flexible substrate spaced from and overlying the microelectronic element and a plurality of conductive posts extending from the flexible substrate and projecting away from the microelectronic element. The conductive posts are electrically interconnected with the microelectronic element. Each conductive post has a conductive base that is in contact with the flexible substrate and a conductive tip that extends from the base, with the base of the conductive post having a larger diameter than the tip of the conductive post. In certain embodiments, the conductive base and the conductive tip have a cylindrical shape.Type: ApplicationFiled: October 17, 2006Publication date: April 17, 2008Applicant: Tessera, Inc.Inventors: Giles Humpston, Guilian Gao, Belgacem Haba
-
Publication number: 20080042250Abstract: A stacked microelectronic assembly includes a base substrate having conductive elements projecting from a bottom surface thereof and a first microelectronic subassembly underlying a bottom surface of the base substrate. The first microelectronic subassembly includes a first dielectric substrate, a first microelectronic element connected with the first dielectric substrate and first conductive posts projecting from the first dielectric substrate toward the bottom surface of the base substrate for electrically interconnecting the first microelectronic element and the base substrate. The assembly also has a second microelectronic subassembly overlying the base substrate. The second microelectronic subassembly includes a second dielectric substrate, a second microelectronic element connected with the second dielectric substrate and second conductive posts projecting toward the top surface of the base substrate for electrically interconnecting the second microelectronic element and the base substrate.Type: ApplicationFiled: August 18, 2006Publication date: February 21, 2008Applicant: Tessera, Inc.Inventors: Stuart E. Wilson, Ronald Green, Richard Dewitt Crisp, Giles Humpston
-
Publication number: 20080036100Abstract: Elongated solder masses are formed by contacting the molten solder with the walls of holes in a dielectric layer overlying the front face of a chip element such as a wafer. The elongated solder masses have a relatively large aspect ratio, or ratio of height to maximum diameter, and thus provide a high reliability connection with a relatively small diameter compatible with closely spaced contacts on the chip.Type: ApplicationFiled: May 17, 2006Publication date: February 14, 2008Applicant: Tessera, Inc.Inventors: Bruce M. McWilliams, Belgacem Haba, Giles Humpston
-
Publication number: 20080032457Abstract: A method of making a plurality of sealed assemblies is provided which includes a) assembling a first element to a second element so that a bottom surface of the first element faces downwardly toward a front surface of the second element and a top surface of the first element faces upwardly away from the second element; and (b) forming ring seals surrounding regions of the front surface of the second element by introducing flowable material between the first element and the second element from the top surface of the first element through openings in the first element. A chip is provided which includes: (a) a body defining a front surface and one or more circuit elements on or within the body; (b) one or more bond pads exposed at the front surface in a bond pad region; and (c) a metallic ring exposed at the front surface, the ring substantially surrounding the bond pad region. Sealed chip assemblies are formed by sealing an array of the chips, e.g., in wafer form, to a cap element.Type: ApplicationFiled: September 27, 2007Publication date: February 7, 2008Applicant: Tessera, Inc.Inventors: Bruce McWilliams, Giles Humpston, Belgacem Haba, David Tuckerman
-
Publication number: 20080029879Abstract: Lidded chip packages are provided in which an optoelectronic device chip has microelectronic circuits exposed at a surface of the chip with a lid mounted to overlie the optoelectronic device and the microelectronic circuits. An opaque film may be attached to the lid to overlie the microelectronic circuits while exposing the optoelectronic device. Lidded chip packages are also provided in which the lid overlies an active or passive device mounted to the chip. Wiring traces may be embedded within an adhesive between the lid and the chip.Type: ApplicationFiled: February 27, 2007Publication date: February 7, 2008Applicant: Tessera, Inc.Inventors: David Tuckerman, Giles Humpston, Michael Nystrom, Masud Beroz, Jesse Thompson
-
Patent number: 7317249Abstract: A packaged microelectronic device having a first and second electrically interconnected microelectronic elements and a method for its manufacture. Conductive posts extend from one major surface of the first microelectronic element. The first microelectronic element is electrically interconnected to the second microelectronic element via the conductive posts. The first microelectronic element preferably has an interposer element from which the conductive posts extend. The second microelectronic element is interconnected to the interposer element via contacts on the second microelectronic element via the conductive posts. The so interconnected microelectronic elements have coordinated functionality, such as a programmable logic device wherein one microelectronic element is a field programmable gate array and the other microelectronic element is a memory device.Type: GrantFiled: December 23, 2004Date of Patent: January 8, 2008Assignee: Tessera, Inc.Inventors: Richard Dewitt Crisp, Belgacem Haba, Giles Humpston
-
Publication number: 20080001241Abstract: Methods are provided for fabricating packaged chips having protective layers, e.g., lids or other overlying layers having transparent, partially transparent, or opaque characteristics or a combination of such characteristics. Methods are provided for fabricating the packaged chips. Lidded chip structures and assemblies including lidded chips are also provided.Type: ApplicationFiled: March 1, 2007Publication date: January 3, 2008Applicant: Tessera, Inc.Inventors: David Tuckerman, Giles Humpston, Michael Nystrom, Charles Goudge, Anita Woll
-
Publication number: 20080002460Abstract: Methods are provided for fabricating packaged chips, each packaged chip having a protective layer, e.g., a transparent lid, metallic enclosure layer, shield layer, etc., and methods are provided for manufacturing such protective layer to be incorporated into a packaged chip. Lidded chip structures, and assemblies are also provided which include lidded chips.Type: ApplicationFiled: February 27, 2007Publication date: January 3, 2008Applicant: Tessera, Inc.Inventors: David Tuckerman, Giles Humpston, Michael Nystrom
-
Publication number: 20070267730Abstract: A wafer having a front surface and contacts exposed at the front surface is treated by forming electrically conductive risers projecting upwardly from the contacts as, for example, by electroless plating, and then applying a flowable material over the front surface of the device, around the risers, to form a dielectric layer with the risers exposed at a top surface of the dielectric layer facing away from the device. Traces extending over the top surface of the dielectric layer may be formed, and may be connected to at least some of the risers.Type: ApplicationFiled: May 16, 2006Publication date: November 22, 2007Applicant: Tessera, Inc.Inventors: Victor Liew, Giles Humpston, Belgacem Haba
-
Patent number: 7298030Abstract: A method of making a plurality of sealed assemblies is provided which includes a) assembling a first element to a second element so that a bottom surface of the first element faces downwardly toward a front surface of the second element and a top surface of the first element faces upwardly away from the second element; and (b) forming ring seals surrounding regions of the front surface of the second element by introducing flowable material between the first element and the second element from the top surface of the first element through openings in the first element. A chip is provided which includes: (a) a body defining a front surface and one or more circuit elements on or within the body; (b) one or more bond pads exposed at the front surface in a bond pad region; and (c) a metallic ring exposed at the front surface, the ring substantially surrounding the bond pad region. Sealed chip assemblies are formed by sealing an array of the chips, e.g., in wafer form, to a cap element.Type: GrantFiled: September 24, 2004Date of Patent: November 20, 2007Assignee: Tessera, Inc.Inventors: Bruce M. McWilliams, Giles Humpston, Belgacem Haba, David B. Tuckerman
-
Patent number: 7262368Abstract: Provided are connection structures for a microelectronic device and methods for forming the structure. A substrate is included having opposing surfaces and a plurality of holes extending through the surfaces. Also included is a plurality of electrically conductive posts. Each post extends from a base to a tip located within a corresponding hole of the substrate. An additional substrate may be provided such that the base of each post is located on a surface thereof. Additional electrically conductive posts may be provided having tips in corresponding holes of the additional substrate. Optionally, a dielectric material may be placed between the substrate and the posts.Type: GrantFiled: August 13, 2004Date of Patent: August 28, 2007Assignee: Tessera, Inc.Inventors: Belgacem Haba, Masud Beroz, David B. Tuckerman, Giles Humpston, Richard Dewitt Crisp
-
Publication number: 20070190747Abstract: Methods are provided for making a plurality of lidded microelectronic elements. In an exemplary embodiment, a lid wafer is assembled with a device wafer. Desirably, the lid wafer is severed into a plurality of lid elements to remove portions of the lid wafer overlying contacts at a front face of the device wafer adjacent to dicing lanes of the device wafer. Thereafter, desirably, the device wafer is severed along the dicing lanes to provide a plurality of lidded microelectronic elements.Type: ApplicationFiled: January 19, 2007Publication date: August 16, 2007Applicant: Tessera Technologies Hungary Kft.Inventors: Giles Humpston, Michael Nystrom, Vage Oganesian, Yulia Aksenton, Osher Avsian, Robert Burtzlaff, Avi Dayan, Andrey Grinman, Felix Hazanovich, Ilya Hecht, Charles Rosenstein, David Ovrutsky
-
Publication number: 20070190691Abstract: Packaged microelectronic elements are provided. In an exemplary embodiment, a microelectronic element having a front face and a plurality of peripheral edges bounding the front face has a device region at the front face and a contact region with a plurality of exposed contacts adjacent to at least one of the peripheral edges. The packaged element may include a plurality of support walls overlying the front face of the microelectronic element such that a lid can be mounted to the support walls above the microelectronic element. For example, the lid may have an inner surface confronting the front face. In a particular embodiment, some of the contacts can be exposed beyond edges of the lid.Type: ApplicationFiled: January 19, 2007Publication date: August 16, 2007Applicant: Tessera Technologies Hungary Kft.Inventors: Giles Humpston, Michael Nystrom, Vage Oganesian, Yulia Aksenton, Osher Avsian, Robert Burtzlaff, Avi Dayan, Andrey Grinman, Felix Hazanovich, Ilya Hecht, Charles Rosenstein, David Ovrutsky, Mitchell Reifel
-
Publication number: 20070145536Abstract: A compliant structure is provided on a semiconductor wafer. The compliant structure includes cavities. The compliant structure and the wafer seal the cavities during process steps used to form conductive elements on the compliant structure. After processing, vents are opened to connect the cavities to the exterior of the assembly. The vents may be formed by severing the wafer and compliant structure to form individual units, so that the severance planes intersect channels or other voids communicating with the cavities. Alternatively, the vents may be formed by forming holes in the compliant structure, or by opening bores extending through the wafer.Type: ApplicationFiled: December 27, 2005Publication date: June 28, 2007Applicant: Tessera, Inc.Inventors: Michael Nystrom, Belgacem Haba, Giles Humpston
-
Publication number: 20070148824Abstract: A method of making chip assemblies includes providing an in-process assembly including a semiconductor wafer, a wafer compliant structure overlying a front surface of the wafer and cavities, and terminals carried on the compliant structure adjacent the cavities and electrically connected to the wafer, the cavities being substantially sealed. The method includes subdividing the in-process assembly to form individual chip assemblies, each including one or more chip regions of the wafer, a portion of the compliant structure and the terminals carried on the portion, and opening vents communicating with said cavities after said providing step.Type: ApplicationFiled: December 20, 2006Publication date: June 28, 2007Applicant: Tessera, Inc.Inventors: Michael Nystrom, Belgacem Haba, Giles Humpston
-
Publication number: 20070146894Abstract: An electronic camera module includes a lens or refractive element formed by a pair of immiscible liquids and having optical properties which can be varied by applying a voltage so as to deform the meniscus. One of the two liquids extends from the meniscus all the way to the front surface of the sensor, so that light passing through the meniscus does not encounter further changes in refractive index enroute to the sensor.Type: ApplicationFiled: December 27, 2005Publication date: June 28, 2007Applicant: Tessera, Inc.Inventor: Giles Humpston
-
Publication number: 20070147816Abstract: An electronic camera module includes a lens or refractive element formed by a pair of immiscible liquids and having optical properties which can be varied by applying a voltage so as to deform the meniscus. One of the two liquids extends from the meniscus all the way to the front surface of the sensor, so that light passing through the meniscus does not encounter further changes in refractive index enroute to the sensor.Type: ApplicationFiled: December 27, 2005Publication date: June 28, 2007Applicant: Tessera, Inc.Inventors: Giles Humpston, Kenneth Honer
-
Publication number: 20070138644Abstract: A capped chip is provided which includes a chip having a front surface, a plurality of conductive features exposed at the front surface and a cap. The cap has an inner surface facing the front surface of the chip, an outer surface opposite the inner surface, and a through hole extending from the outer surface to the inner surface. A conductive interconnect extends at least partially through the through hole. The interconnect includes a conductive article which occupies a substantial portion of a volume of the interconnect and the interconnect further includes a flowable conductive medium which joins the conductive article to at least one of the plurality of conductive features of the chip or to the cap.Type: ApplicationFiled: December 15, 2005Publication date: June 21, 2007Applicant: Tessera, Inc.Inventors: Bruce McWilliams, Giles Humpston, Belgacem Haba, Robert Burtzlaff