Patents by Inventor Hiroshi Kono
Hiroshi Kono has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11728386Abstract: A semiconductor device of embodiments includes a silicon carbide layer including an element region and a termination region around the element region, the termination region having first straight-line portions extending in a first direction, second straight-line portions extending in a second direction, and corner portions between the first straight-line portions and the second straight-line portions, the termination region including a second-conductivity-type second silicon carbide region having a dot-line shape with first dot portions and first space portions surrounding the element region, an occupation ratio of the first dot portions is larger in the corner portions than in the first straight-line portions, and a second-conductivity-type third silicon carbide region having a dot-line shape with second dot portions and second space portions surrounding the second silicon carbide region, an occupation ratio of the second dot portions is lager in the corner portions than in the first straight-line portions.Type: GrantFiled: July 14, 2021Date of Patent: August 15, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Hiroshi Kono, Souzou Kanie, Shigeto Fukatsu, Takuma Suzuki
-
Publication number: 20230090271Abstract: A semiconductor device of embodiments includes: an element region including a transistor, a first diode, and a first contact portion; a termination region surrounding the element region and including a second contact portion; and an intermediate region provided between the element region and the termination region and not including the transistor, the first diode, the first contact portion, and the second contact portion. The element region includes a first electrode, a second electrode, a gate electrode, a silicon carbide layer, and a gate insulating layer. The termination region includes a first wiring layer electrically connected to the first electrode, the second electrode, and the silicon carbide layer. The intermediate region includes the silicon carbide layer. The width of the intermediate region in a direction from the element region to the termination region is equal to or more than twice the thickness of the silicon carbide layer.Type: ApplicationFiled: March 9, 2022Publication date: March 23, 2023Inventors: Takahiro OGATA, Teruyuki OHASHI, Hiroshi KONO
-
Publication number: 20230086599Abstract: A semiconductor device includes a first silicon carbide region of a first conductivity type, a second silicon carbide region of a second conductivity type on the first region, and a third silicon carbide region of a second conductivity type on the second region. Fourth and fifth silicon carbide region of the first conductivity type are on the third region. A first electrode has a first portion between the fourth region and fifth region in a first direction. A metal silicide layer is between the first portion and the third region, between the first portion and the fourth region in the first direction, and between the first portion and the fifth silicon carbide region in the first direction.Type: ApplicationFiled: February 25, 2022Publication date: March 23, 2023Inventors: Shunsuke ASABA, Yuji KUSUMOTO, Katsuhisa TANAKA, Yujiro HARA, Makoto MIZUKAMI, Masaru FURUKAWA, Hiroshi KONO, Masanori NAGATA
-
Publication number: 20230092171Abstract: A semiconductor device of embodiments includes: an element region including a transistor and a first diode; a termination region surrounding the element region and including a second diode; and an intermediate region between the element region and the termination region. The element region includes a first electrode, a second electrode, a gate electrode, a silicon carbide layer, and a gate insulating layer. The termination region includes a first wiring layer electrically connected to the first electrode, the second electrode, and the silicon carbide layer. The intermediate region includes a gate electrode pad, a first connection layer electrically connecting the first electrode and a part of the first wiring layer, a second connection layer electrically connecting the first electrode and another part of the first wiring layer, a second wiring layer electrically connected to the gate electrode pad and the gate electrode, and the silicon carbide layer.Type: ApplicationFiled: March 9, 2022Publication date: March 23, 2023Inventors: Takahiro OGATA, Teruyuki OHASHI, Hiroshi KONO
-
Publication number: 20230092735Abstract: A semiconductor device of embodiments includes: a first silicon carbide region of first conductive type including a first region in contact with a first face of a silicon carbide layer having first and second faces; a second silicon carbide region of second conductive type above the first silicon carbide region; a third silicon carbide region of second conductive type above the second silicon carbide region; a fourth silicon carbide region of first conductive type above the second silicon carbide region; a first gate electrode and a second gate electrode extending in the first direction; a first electrode on the first face and including a first portion and a second portion between the first and the second gate electrode. The first portion contacts the third and the fourth silicon carbide region. The second portion provided in the first direction of the first portion and contacts with the first region.Type: ApplicationFiled: February 25, 2022Publication date: March 23, 2023Inventors: Shunsuke ASABA, Hiroshi KONO, Makoto MIZUKAMI
-
Publication number: 20230088612Abstract: A semiconductor device of embodiments includes: a first electrode; a second electrode; a gate electrode extending in a first direction; and a SiC layer. The SiC layer includes: a first conductive type first SiC region having a first region, a second region facing the gate electrode, and a third region in contact with the first electrode; a second conductive type second SiC region between the second region and the third region; a second conductive type third SiC region, the second region interposed between the second SiC region and the third SiC region; a second conductive type fourth SiC region, the third region interposed between the second SiC region and the fourth SiC region; a first conductive type fifth SiC region; a second conductive type sixth SiC region between the first region and the second SiC region; and a second conductive type seventh SiC region between the first region and the second SiC region and distant from the sixth SiC region in the first direction.Type: ApplicationFiled: March 9, 2022Publication date: March 23, 2023Inventors: Hiroshi KONO, Teruyuki OHASHI, Takahiro OGATA
-
Patent number: 11600692Abstract: According to one embodiment, a semiconductor device has a cell region and an end region adjacent to the cell region in a first direction and surrounding the cell region. A first semiconductor layer of a first conductivity type is in the cell region and the end region. Guard rings of a second conductivity type are at a first surface in the end region. The guard rings surround the cell region. An insulating film is on the first surface in the end region. Conductive members are on the insulating film and separated from the guard rings in a second direction. A first conductive member has a cell-region-side edge above a central portion of a first guard ring. The first guard ring has an end-region-side edge below a central portion of the first conductive member.Type: GrantFiled: March 1, 2021Date of Patent: March 7, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Sozo Kanie, Hiroshi Kono
-
Publication number: 20230017518Abstract: A semiconductor device according to an embodiment includes, a silicon carbide layer having first and second planes; a first electrode on the first plane; a second electrode on the second plane; a first conductivity type first silicon carbide region; second and third silicon carbide regions of a second conductivity type between the first silicon carbide region and the first plane; a first conductivity type fifth silicon carbide region between the first and the second silicon carbide region with higher impurity concentration than the first silicon carbide region; a first conductivity type sixth silicon carbide region between the first and the third silicon carbide region with higher impurity concentration than the first silicon carbide region; a first conductivity type seventh silicon carbide region between the fifth and the sixth silicon carbide region with lower impurity concentration than the fifth and the sixth silicon carbide region; and a gate electrode.Type: ApplicationFiled: September 22, 2022Publication date: January 19, 2023Inventors: Teruyuki Ohashi, Hiroshi Kono, Masaru Furukawa
-
Patent number: 11527661Abstract: A semiconductor device includes a first electrode, a second electrode, a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type; a third semiconductor layer of the first conductivity type; a first active region; and a third electrode. The first semiconductor layer is located between the first electrode and the second electrode. The second semiconductor layer is located above the first semiconductor layer. The first active region is next to the second semiconductor layer in a second direction. The first active region includes a first upper portion and a first upper portion. An average value of a width in the second direction of the first lower portion is greater than an average value of a width in the second direction of the first upper portion. The third semiconductor layer is electrically connected with the second electrode.Type: GrantFiled: July 15, 2021Date of Patent: December 13, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Hiroyuki Irifune, Hiroshi Kono, Makoto Mizukami, Shuji Kamata
-
Patent number: 11489046Abstract: A semiconductor device according to an embodiment includes, a silicon carbide layer having first and second planes; a first electrode on the first plane; a second electrode on the second plane; a first conductivity type first silicon carbide region; second and third silicon carbide regions of a second conductivity type between the first silicon carbide region and the first plane; a first conductivity type fifth silicon carbide region between the first and the second silicon carbide region with higher impurity concentration than the first silicon carbide region; a first conductivity type sixth silicon carbide region between the first and the third silicon carbide region with higher impurity concentration than the first silicon carbide region; a first conductivity type seventh silicon carbide region between the fifth and the sixth silicon carbide region with lower impurity concentration than the fifth and the sixth silicon carbide region; and a gate electrode.Type: GrantFiled: February 12, 2019Date of Patent: November 1, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Teruyuki Ohashi, Hiroshi Kono, Masaru Furukawa
-
Publication number: 20220320630Abstract: An electric vehicle includes: a power storage device; a floor member disposed on a bottom portion of a vehicle body; and a cover member fixed to the floor member and forming a storage space for the power storage device between the floor member and the cover member. The electric vehicle includes: an intake port introducing air in a passenger compartment into the storage space; and an exhaust port exhausting air having been heat-exchanged with the power storage device in the storage space into the passenger compartment. The exhaust port is composed of the floor member and the cover member.Type: ApplicationFiled: February 23, 2022Publication date: October 6, 2022Inventors: Hiroshi Kono, Tetsuya Sugizaki, Hiroki Sakamoto, Jaewon Son
-
Publication number: 20220271155Abstract: A semiconductor device of embodiments includes: a first electrode; a second electrode; a gate electrode extending in a first direction; a silicon carbide layer between the first electrode and the second electrode and including a first silicon carbide region of a first conductive type having a first region facing the gate electrode and a second region in contact with the first electrode, a second silicon carbide region of a second conductive type, and a third silicon carbide region of a second conductive type, the first region being interposed between the second silicon carbide region and the third silicon carbide region. A first width of the first region in a second direction perpendicular to the first direction is 0.5 ?m or more than and 1.2 ?m or less. A second width of the second region in the second direction 0.5 ?m or more than and 1.5 ?m or less.Type: ApplicationFiled: September 9, 2021Publication date: August 25, 2022Inventor: Hiroshi KONO
-
Publication number: 20220190118Abstract: A semiconductor device of embodiments includes a first gate electrode, a second gate electrode, a third gate electrode extending in a first direction, and a gate wiring line extending in a second direction crossing the first direction and to which the first to the third gate electrodes are connected. Assuming distance between the first and the second gate electrode in the second direction in a first region is S1, distance between the first and the second gate electrode in the second direction in a second region closer to the gate wiring line than the first region is S2, distance between the second and the third gate electrode in the second direction in the first region is S3, and distance between the second and the third gate electrode in the second direction in the second region is S4, following Expressions are satisfied, S1<S3, S1<S2, S3>S4.Type: ApplicationFiled: September 1, 2021Publication date: June 16, 2022Inventors: Shunsuke ASABA, Hiroshi KONO
-
Patent number: 11362219Abstract: According to one embodiment, a semiconductor device includes a first element region. The first element region includes first, second, and third semiconductor regions, and first, and second conductive layers. The first semiconductor region includes first, second, and third partial regions. A second direction from the first partial region toward the first conductive layer crosses a first direction from the second partial region toward the first partial region. The third partial region is between the second partial region and the second conductive layer in the second direction. The second semiconductor region includes a first semiconductor portion. The first semiconductor portion is between the first partial region and the first conductive layer in the second direction. At least a portion of the third semiconductor region is between the first partial region and the first semiconductor portion in the second direction.Type: GrantFiled: September 8, 2020Date of Patent: June 14, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Teruyuki Ohashi, Hiroshi Kono, Masaru Furukawa
-
Publication number: 20220093805Abstract: A semiconductor device includes a first electrode, a second electrode, a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type; a third semiconductor layer of the first conductivity type; a first active region; and a third electrode. The first semiconductor layer is located between the first electrode and the second electrode. The second semiconductor layer is located above the first semiconductor layer. The first active region is next to the second semiconductor layer in a second direction. The first active region includes a first upper portion and a first upper portion. An average value of a width in the second direction of the first lower portion is greater than an average value of a width in the second direction of the first upper portion. The third semiconductor layer is electrically connected with the second electrode.Type: ApplicationFiled: July 15, 2021Publication date: March 24, 2022Inventors: Hiroyuki IRIFUNE, Hiroshi KONO, Makoto MIZUKAMI, Shuji KAMATA
-
Publication number: 20220093491Abstract: According to an embodiment, provided is a semiconductor device includes a semiconductor layer; a first electrode; a second electrode; an electrode pad; a wiring layer electrically connected to the gate electrode; a first polycrystalline silicon layer electrically connected to the electrode pad and the wiring layer; and an insulating layer provided between the first polycrystalline silicon layer and the electrode pad and between the first polycrystalline silicon layer and the wiring layer and having a first opening and a second opening. The electrode pad and the first polycrystalline silicon layer are electrically connected via an inside of the first opening. The wiring layer and the first polycrystalline silicon layer are electrically connected via an inside of the second opening, A first opening area of the first opening is larger than a second opening area of the second opening.Type: ApplicationFiled: March 5, 2021Publication date: March 24, 2022Inventor: Hiroshi KONO
-
Publication number: 20220093729Abstract: According to one embodiment, a semiconductor device has a cell region and an end region adjacent to the cell region in a first direction and surrounding the cell region. A first semiconductor layer of a first conductivity type is in the cell region and the end region. Guard rings of a second conductivity type are at a first surface in the end region. The guard rings surround the cell region. An insulating film is on the first surface in the end region. Conductive members are on the insulating film and separated from the guard rings in a second direction. A first conductive member has a cell-region-side edge above a central portion of a first guard ring. The first guard ring has an end-region-side edge below a central portion of the first conductive member.Type: ApplicationFiled: March 1, 2021Publication date: March 24, 2022Inventors: Sozo KANIE, Hiroshi Kono
-
Publication number: 20210343842Abstract: A semiconductor device of embodiments includes a silicon carbide layer including an element region and a termination region around the element region, the termination region having first straight-line portions extending in a first direction, second straight-line portions extending in a second direction, and corner portions between the first straight-line portions and the second straight-line portions, the termination region including a second-conductivity-type second silicon carbide region having a dot-line shape with first dot portions and first space portions surrounding the element region, an occupation ratio of the first dot portions is larger in the corner portions than in the first straight-line portions, and a second-conductivity-type third silicon carbide region having a dot-line shape with second dot portions and second space portions surrounding the second silicon carbide region, an occupation ratio of the second dot portions is lager in the corner portions than in the first straight-line portions.Type: ApplicationFiled: July 14, 2021Publication date: November 4, 2021Inventors: Hiroshi Kono, Souzou Kanie, Shigeto Fukatsu, Takuma Suzuki
-
Publication number: 20210288188Abstract: According to one embodiment, a semiconductor device includes a first element region. The first element region includes first, second, and third semiconductor regions, and first, and second conductive layers. The first semiconductor region includes first, second, and third partial regions. A second direction from the first partial region toward the first conductive layer crosses a first direction from the second partial region toward the first partial region. The third partial region is between the second partial region and the second conductive layer in the second direction. The second semiconductor region includes a first semiconductor portion. The first semiconductor portion is between the first partial region and the first conductive layer in the second direction. At least a portion of the third semiconductor region is between the first partial region and the first semiconductor portion in the second direction.Type: ApplicationFiled: September 8, 2020Publication date: September 16, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Teruyuki OHASHI, Hiroshi KONO, Masaru FURUKAWA
-
Patent number: 11094786Abstract: A semiconductor device of embodiments includes a silicon carbide layer including an element region and a termination region around the element region, the termination region having first straight-line portions extending in a first direction, second straight-line portions extending in a second direction, and corner portions between the first straight-line portions and the second straight-line portions, the termination region including a second-conductivity-type second silicon carbide region having a dot-line shape with first dot portions and first space portions surrounding the element region, an occupation ratio of the first dot portions is larger in the corner portions than in the first straight-line portions, and a second-conductivity-type third silicon carbide region having a dot-line shape with second dot portions and second space portions surrounding the second silicon carbide region, an occupation ratio of the second dot portions is lager in the corner portions than in the first straight-line portions.Type: GrantFiled: March 4, 2020Date of Patent: August 17, 2021Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Hiroshi Kono, Souzou Kanie, Shigeto Fukatsu, Takuma Suzuki