Patents by Inventor Holger Sedlak
Holger Sedlak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6977831Abstract: One embodiment provides a content addressable memory cell having a first memory cell which is electrically connected to a comparator unit. The comparator unit is constructed from at least eight transistors, at least four transistors being arranged in a first circuit part and at least four transistors being arranged in a second circuit part and each of the circuit parts having at least two circuit branches.Type: GrantFiled: September 17, 2004Date of Patent: December 20, 2005Assignee: Infineon Technologies AGInventors: Joel Hatsch, Winfried Kamp, Thomas Künemund, Holger Sedlak, Heinz Söldner
-
Patent number: 6970899Abstract: Calculating unit having adder blocks, each having single adders, a carry input, a carry output, and a carry pass output, wherein a signal at the carry pass output is indicative of a carry passing through the adder block. Depending on the carry pass output signal, a clock generator for feeding the adder blocks with operands to be processed is decelerated. A determining unit determines in which of the adder blocks a least significant bit of an operand to be subtracted is disposed. A deactivating unit deactivates a carry pass output of adder block(s) provided for lower order digits with respect to the adder block in which the least significant bit is disposed, and a feeding unit feeds a carry into the carry input of this adder block in which the least significant bit is disposed.Type: GrantFiled: October 1, 2004Date of Patent: November 29, 2005Assignee: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak, Jean-Pierre Seifert
-
Patent number: 6970016Abstract: Data processing circuit including a single rail bus having a single rail line, a dual rail bus having a first dual rail line for data bits and a second dual rail line for inverted data bits, and a converter for converting signals on the single rail bus into signals on the dual rail bus and vice versa. The converter has a read driver for transferring signals on the first dual rail line to the single rail bus when the read driver is active, a write driver for transferring the signals on the single rail bus to the first dual rail line when the write driver is active, a producer for producing the signals on the second dual rail line from the signals on the first dual rail line when the write driver is active, and a controller for controlling the drivers so that at most only one driver is active.Type: GrantFiled: December 3, 2004Date of Patent: November 29, 2005Assignee: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak
-
Patent number: 6965910Abstract: A calculating unit comprises several adder blocks with single adders, a clock generator and control means. A carry pass means is associated with each adder block, which determines whether a carry passes fully through the respective adder block. If it is determined that the carry does not pass through any of the adder blocks, the calculating unit is clocked with a clock period, which is sufficient that the carry passes almost fully through an adder block, and passes through at least part of the upstream adder block. If it is determined, that the carry passes fully through an adder block, a panic signal is generated. The adder block is decelerated, so that the clock period is high enough that the carry additionally fully passes through another adder block. Only in a case of panic signals of two adjacent adder blocks, is the calculating unit is decreased so much, that the carry passes from the least significant digit of the calculating unit to the most significant digit of the calculating unit.Type: GrantFiled: October 6, 2004Date of Patent: November 15, 2005Assignee: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050251643Abstract: A memory arrangement and method for operating the memory arrangement comprising a nonvolatile memory and at least one address translation unit, the nonvolatile memory having memory pages and at least one additional memory page, the memory pages and the additional memory page having physical addresses and the address translation unit translating logically addressable addresses into the physical addresses of the memory pages and of the additional memory page. The nonvolatile memory stores data which make address translation possible within an unaddressable area in the memory pages and in the additional memory page. For the purposes of programming a memory page, a copy of data and a copy of the data of the unaddressable area are stored in a further memory for processing and the data of the unaddressable area are changed. Once programming has been completed, the processed copy of the data and the changed data of the unaddressable area are stored in the additional memory page.Type: ApplicationFiled: May 9, 2005Publication date: November 10, 2005Applicant: Infineon Technologies AGInventors: Gerd Dirscherl, Christian Peters, Holger Sedlak
-
Publication number: 20050210088Abstract: A calculating unit including a number of bit slices which is less than the number of positions of the operand to be processed. Each bit slice has a logic element and a communication bus between the logic element and the plurality of register cells. The register cells are connected in parallel with respect to the slice-internal communication bus and are controlled by a controller so that only one register cell of the plurality of register cells is coupled to the communication bus at a time.Type: ApplicationFiled: March 14, 2005Publication date: September 22, 2005Applicant: Infineon Technologies AGInventors: Norbert Janssen, Tanja Roemer, Holger Sedlak
-
Patent number: 6940755Abstract: A selection transistor for a group of memory cells, preferably composed of 16-32 memory cells, is respectively introduced into the feed lines to the memory cells The selection transistor is opened to a line group for reading, while the control gates of all lines are low potential, and the current for each reading column leading through said line group is measured and stored. In a second step, the control gate of the line to be read is brought to a higher reading potential and the resulting current is compared to the previous current.Type: GrantFiled: January 30, 2004Date of Patent: September 6, 2005Assignee: Infineon Technologies AGInventors: Christian Peters, Holger Sedlak
-
Publication number: 20050193052Abstract: An apparatus and method for converting a dual-rail input. The apparatus combines two useful operand bits and two auxiliary operand bits so that, in a data mode, two output operands of three output operands have a value which is different from that of the third output operand. In a preparation mode, the three output operands of the apparatus have the same value. The apparatus and method may preferably be employed in a three-operands adder as an interface between a dual-rail three-bits half adder and a sum-carry stage of a two-bits full adder so to achieve the same level of security as a full implementation of the three-operands adder in dual-rail technology, despite the two-bits full adder being implemented in single-rail technology.Type: ApplicationFiled: March 24, 2005Publication date: September 1, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak
-
Patent number: 6920473Abstract: A multiplicand is multiplied by a multiplier using a modulus. The multiplicand, the multiplier and the modulus are polynomials of variable. A multiplication look-ahead method to obtain a multiplication shift value is carried out. An intermediate result polynomial is shifted to the left by the number of digits of the multiplication shift value. A reduction shift value equalling the difference of the degree of the shifted intermediate result polynomial and the degree of the modulus polynomial is obtained in a reduction look-ahead method. The modulus polynomial is then shifted by a number of digits equalling the reduction shift value. In a three-operands addition, the shifted polynomial and the multiplicand are summed and the shifted modulus polynomial is subtracted. The modular multiplication are iteratively executed and processed progressively until all the powers of the multiplier polynomial have been processed.Type: GrantFiled: July 21, 2003Date of Patent: July 19, 2005Assignee: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050154868Abstract: An apparatus for processing a sequence of instructions, which comprises a LCALL instruction, a FCALL instruction and a common re-jump instruction (return), comprises a means for reading-in an instruction, to perform the read-in instruction of a means for examining the instruction. In the case of the presence of LCALL or FCALL, a stack memory is filled, while the stack is emptied in the case of the presence of a re-jump instruction. At every re-jump, a predetermined amount of re-jump information is taken from stack and supplied to a means for decoding, which is formed to access the stack again in the case where the predetermined amount of re-jump information indicates a change of the physical memory window, to finally supply the correct address for the next instruction in the instruction sequence to the means for reading in.Type: ApplicationFiled: December 20, 2004Publication date: July 14, 2005Inventors: Dirk Rabe, Holger Sedlak
-
Publication number: 20050149595Abstract: Apparatus for calculating a result of a modular multiplication of a first operand and a second operand with regard to a modulus, each having a length of 2 n bits, the operands and the modulus are split into sub-operands of half the length and are fed to controller controlling MMD unit for performing a MultModDiv operation in accordance with a predetermined step sequence with corresponding input operands and MMD moduli to obtain integer quotient values and residual values with regard to the MMD modulus at an output. The combiner is operable to combine integer quotient values and residual values from predetermined steps of the step sequence to obtain the result.Type: ApplicationFiled: October 28, 2004Publication date: July 7, 2005Applicant: Infineon Technologies AGInventors: Wieland Fischer, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050138337Abstract: A processor includes a source register having a source register content, a destination register, a calculating unit for performing a calculation using the source register content, wherein the calculation is performed in several calculation cycles, and wherein in each cycle only one portion of the source register content is useable, a data bus connected to the source register, the destination register and the calculating unit, and a processor controller. The processor controller is operable to supply the source register content in portions to the calculating unit on the one hand and to the destination register on the other hand during the calculation via the data bus, so that after an execution of the calculation the source register content is written into the destination register. Therefore it is possible to obtain a register copy of a source register the destination register via a limited data bus without additional machine cycles for long operands to be processed in portions.Type: ApplicationFiled: December 6, 2004Publication date: June 23, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Wieland Fischer, Norbert Janssen, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050129247Abstract: Device for generating random numbers having a pseudo random number generator, a memory and a sequential controller. The pseudo random number generator generates a deterministic random number sequence after an initialization using an initialization value. The memory stores initialization information, wherein the initialization information is derived from a true random number or corresponds to the true random number. The sequential controller initializes the pseudo random number generator at start-up using the initialization information or the information derived from the initialization information, stores an intermediate state of the pseudo random number generator or information derived from the intermediate state in the memory at a turn-off of the pseudo random number generator, and uses the intermediate state or the information derived from the intermediate state for an initialization of the pseudo random number generator at a renewed start-up.Type: ApplicationFiled: December 9, 2004Publication date: June 16, 2005Applicant: Infineon Technologies AGInventors: Berndt Gammel, Rainer Goettfert, Holger Sedlak
-
Publication number: 20050116740Abstract: Data processing circuit including a single rail bus having a single rail line, a dual rail bus having a first dual rail line for data bits and a second dual rail line for inverted data bits, and a converter for converting signals on the single rail bus into signals on the dual rail bus and vice versa. The converter has a read driver for transferring signals on the first dual rail line to the single rail bus when the read driver is active, a write driver for transferring the signals on the single rail bus to the first dual rail line when the write driver is active, a producer for producing the signals on the second dual rail line from the signals on the first dual rail line when the write driver is active, and a controller for controlling the drivers so that at most only one driver is active.Type: ApplicationFiled: December 3, 2004Publication date: June 2, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak
-
Publication number: 20050114425Abstract: A calculating unit includes a first calculating unit block, a second calculating unit block, controller, and connector having connecting lines, wherein for each elementary cell having a same significance in the first calculating unit block and the second calculating unit block an individual connecting line is provided to achieve a quick register exchange by means of the controller of the calculating unit blocks operating in parallel.Type: ApplicationFiled: October 11, 2004Publication date: May 26, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Wieland Fischer, Norbert Janssen, Holger Sedlak
-
Publication number: 20050097156Abstract: Calculating unit having adder blocks, each having single adders, a carry input, a carry output, and a carry pass output, wherein a signal at the carry pass output is indicative of a carry passing through the adder block. Depending on the carry pass output signal, a clock generator for feeding the adder blocks with operands to be processed is decelerated. A determining unit determines in which of the adder blocks a least significant bit of an operand to be subtracted is disposed. A deactivating unit deactivates a carry pass output of adder block(s) provided for lower order digits with respect to the adder block in which the least significant bit is disposed, and a feeding unit feeds a carry into the carry input of this adder block in which the least significant bit is disposed.Type: ApplicationFiled: October 1, 2004Publication date: May 5, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050094477Abstract: One embodiment provides a content addressable memory cell having a first memory cell which is electrically connected to a comparator unit. The comparator unit is constructed from at least eight transistors, at least four transistors being arranged in a first circuit part and at least four transistors being arranged in a second circuit part and each of the circuit parts having at least two circuit branches.Type: ApplicationFiled: September 17, 2004Publication date: May 5, 2005Inventors: Joel Hatsch, Winfried Kamp, Thomas Kunemund, Holger Sedlak, Heinz Soldner
-
Publication number: 20050097157Abstract: A calculating unit comprises several adder blocks with single adders, a clock generator and control means. A carry pass means is associated with each adder block, which determines whether a carry passes fully through the respective adder block. If it is determined that the carry does not pass through any of the adder blocks, the calculating unit is clocked with a clock period, which is sufficient that the carry passes almost fully through an adder block, and passes through at least part of the upstream adder block. If it is determined, that the carry passes fully through an adder block, a panic signal is generated. The adder block is decelerated, so that the clock period is high enough that the carry additionally fully passes through another adder block. Only in a case of panic signals of two adjacent adder blocks, is the calculating unit is decreased so much, that the carry passes from the least significant digit of the calculating unit to the most significant digit of the calculating unit.Type: ApplicationFiled: October 6, 2004Publication date: May 5, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Norbert Janssen, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050073346Abstract: A register cell includes a first input for a data unit to be written into the register cell. The register cell includes further a second input for a negated data unit to be written into the register cell. A first pair of oppositely coupled inverters as a first storage circuit is adapted to be coupled to the first input. A second pair of oppositely coupled inverters as a second storage circuit is adapted to be coupled to a second input. Using two oppositely coupled pairs of inverters makes it possible to initialize both the first input and the second input of the register either to a high voltage state (precharge) or to a low voltage state (discharge), such that the power consumption of the register cell is homogenized from one working clock to the next.Type: ApplicationFiled: September 3, 2004Publication date: April 7, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Wieland Fischer, Norbert Janssen, Tanja Roemer, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050063478Abstract: Circuit arrangement for producing a dual-rail output signal having a signal processing apparatus with two switches, which are driven as a function of an input signal, a first output connected via one of the switches to a signal processing apparatus foot point, which is at a first potential, and a second output connected via the other switch to the foot point. The signal processing apparatus is connected via a switching apparatus to outputs of the circuit arrangement in order to output a dual-rail output signal. The outputs of the switching apparatus are each connected to one or to both inputs of the switching apparatus as a function of a control signal. A potential monitoring apparatus defines the potentials at the outputs of the circuit arrangement when these outputs are not connected via the switching apparatus and the signal processing apparatus to the foot point of the signal processing apparatus.Type: ApplicationFiled: October 14, 2004Publication date: March 24, 2005Applicant: Infineon Technologies AGInventors: Thomas Kunemund, Holger Sedlak