Patents by Inventor Howard S. Landis
Howard S. Landis has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7930667Abstract: A system and method to optimize a circuit layout, and more particularly, to a system and method of post layout data preparation to optimize a circuit layout and reduce random and systematic wire and via opens and shorts. The method includes stripping existing vias in a design layout and determining design parameters of the design layout including wiring placement and dimensions. The method further includes optimizing via layout by placing vias away from edges of the wiring and adjacent vias.Type: GrantFiled: August 18, 2006Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Bette L. Bergman Reuter, Howard S. Landis, Anthony K. Stamper, Jeanne-Tania Sucharitaves
-
Patent number: 7888800Abstract: A semiconductor structure including a first rigid dielectric layer and a second rigid dielectric layer. A first non-rigid low-k dielectric layer is formed between the first and second rigid dielectric layer. A plurality of dummy fill shapes is formed in the first non-rigid layer which replace portions of the first non-rigid low-k dielectric layer with lower coefficient of thermal expansion (CTE) metal such that an overall CTE of the first non-rigid low-k dielectric layer and the plurality of dummy fill shapes matches a CTE of the first and second rigid dielectric layers more closely than that of the first non-rigid low-k dielectric layer alone.Type: GrantFiled: October 22, 2008Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventor: Howard S. Landis
-
Patent number: 7886240Abstract: Modifying a layout of an integrated circuit (IC) based on a function of an interconnect therein and a related circuit and design structure are disclosed. In one embodiment, a method includes identifying a function of an interconnect in the layout from data of the layout embodied in a computer readable medium; and modifying the layout to form another layout that accommodates the function of the interconnect. A design structure embodied in a machine readable medium used in a design process, according to one embodiment, may include a circuit including a high voltage interconnect positioned in a dielectric layer, the high voltage interconnect positioned such that no fill is above or below the high voltage interconnect.Type: GrantFiled: January 29, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Howard S. Landis, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Patent number: 7858269Abstract: A mask system for use by a lithographic system to project an image of a circuit design. The design includes at least one large feature and at least one nearby small feature. The mask comprises one or more shapes on a mask to project an image of the nearby small feature and, on the same mask or on a different mask, an opaque shape to project an image of the large feature. The opaque shape includes in a field thereof at least one dummy clear shape of size and configuration insufficient to be resolved. Light from the lithographic projection system may be projected through the opaque shape and the dummy clear shape to resolve an image of the large circuit feature on a resist layer of a wafer without resolving the clear shape on the resist layer, while simultaneously increasing optical flare on the resolved large circuit feature image.Type: GrantFiled: March 16, 2007Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Howard S. Landis, David P. Parker, Jeanne-Tania Sucharitaves
-
Structure for partitioned dummy fill shapes for reduced mask bias with alternating phase shift masks
Patent number: 7861208Abstract: A design structure, method, and system for partitioned dummy fill shapes for reduced mask bias with alternating phase shift masks, or with other two-mask lithographic processes employing a trim mask. A design structure is embodied in a machine readable medium used in a design process, the design structure comprising regions in a finished semiconductor design that do not contain as-designed shapes. The design structure additionally includes dummy fill shapes in the regions at a predetermined final density, wherein the generated dummy shapes are sized so that their local density is increased to a predetermined value. Moreover, corresponding trim shapes act to expose an oversized portion of the dummy shape, effectively trimming each dummy shape back to the predetermined final density.Type: GrantFiled: October 16, 2007Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Thomas B. Faure, Howard S. Landis, Jeanne-Tania Sucharitaves -
Publication number: 20100264545Abstract: Vertically-staggered-level metal fill structures include inner contiguous metal fill structures and outer contiguous metal fill structures. A dielectric material portion is provided between each contiguous metal fill structure. Vertical extent of each contiguous metal fill structure is limited up to three vertically adjoining metal interconnect levels, thereby limiting the capacitance of each contiguous metal fill structure. Capacitive coupling between the contiguous metal fill structures and the metal interconnect structures is minimized due to the fragmented structure of contiguous metal fill structures.Type: ApplicationFiled: December 8, 2009Publication date: October 21, 2010Applicant: International Business Machines CorporationInventors: David S. Collins, Howard S. Landis, Anthony K. Stamper, Janet M. Wilson
-
Patent number: 7739632Abstract: A system and method to optimize a circuit layout, and more particularly, to a system and method of post layout data preparation to optimize a circuit layout and reduce random and systematic wire and via opens and shorts. The method includes stripping existing vias in a design layout and determining design parameters of the design layout including wiring placement and dimensions. The method further includes optimizing via layout by placing vias away from edges of the wiring and adjacent vias. The invention is also directed to a design structure on which a circuit resides.Type: GrantFiled: October 29, 2007Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Bette L Bergman Reuter, Howard S. Landis, Anthony K. Stamper, Jeanne-Tania Sucharitaves
-
Patent number: 7721248Abstract: Methods, systems, program products are disclosed that control placement of dummy shapes about sensitive circuit elements such that the dummy shapes are at least substantially similar for each circuit element even though the dummy shapes are auto-generated. In one embodiment, the invention includes providing dummy shape pattern pitch information to a designer, and allowing placement of circuit elements at integer multiples of one or more of the pitches such that the dummy shapes are at least substantially similar about each instance of the circuit element. Another embodiment includes allowing placement of a marker about a circuit element to indicate an area in which dummy shapes are to be substantially identical, and then using the marker to place the circuit element. Dummy shapes generated within the marker ensure substantially identical dummy shapes for each instance of the circuit element. The invention also includes the integrated circuits formed.Type: GrantFiled: May 23, 2007Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventor: Howard S. Landis
-
Patent number: 7709300Abstract: A method and system for partitioned dummy fill shapes for reduced mask bias with alternating phase shift masks, or with other two-mask lithographic processes employing a trim mask. The method and system comprises locating regions in a finished semiconductor design that do not contain as-designed shapes. The method and system generates dummy fill shapes in the regions at a predetermined final density and sizes the generated dummy shapes so that their local density is increased to a predetermined value. The method and system further creates corresponding trim shapes that act to expose an oversized portion of the dummy shape, effectively trimming each dummy shape back to the predetermined final density. The method and system can be implemented on a computer program product comprising a computer useable medium including a computer readable program.Type: GrantFiled: October 6, 2006Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Thomas B. Faure, Howard S. Landis, Jeanne-Tania Sucharitaves
-
Patent number: 7709967Abstract: An interconnect structure, method of fabricating the interconnect structure and method of designing the interconnect structure for use in semiconductor devices. The interconnect structure includes a damascene metal wire having a pattern of dielectric filled holes.Type: GrantFiled: August 13, 2007Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Timothy G. Dunham, Ezra D. B. Hall, Howard S. Landis, Mark A. Lavin, William C. Leipold
-
Patent number: 7703053Abstract: A method and system of determining a localized measure of regional pattern density in a fabrication process of a chip are disclosed. In one embodiment, the method includes determining pattern density values for each cell of a plurality of cells of interest; averaging the pattern density values for each cell within a first selected region about a target cell to determine the localized measure of regional pattern density for the target cell; storing the localized measure of regional pattern density for the target cell; and repeating the averaging and the storing for each of the plurality of cells. The simplification of data allows for a localized measure of regional pattern density determination in much less time than conventional techniques.Type: GrantFiled: December 5, 2006Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Geoffrey K. Abbott, Howard S. Landis, David P. Parker
-
Patent number: 7689961Abstract: Increase power line noise immunity in an IC is provided by using decoupling capacitor structure in an area of the IC that is typically not used for routing, but filled with unconnected and non-functional metal squares (fills). In one embodiment, a method includes providing a circuit design layout; determining a density of a structure in an area of the circuit design layout; and in response to the density being less than a pre-determined density for the structure in the area, filling in a portion of the area with at least one capacitor structure until a combined density of the structure and the at least one capacitor structure in the area is about equal to the pre-determined density. Power line noise immunity is increased by increasing decoupling capacitance without enlarging the IC's total size by using a (fill) area that would normally be filled with unconnected and non-functional metal shapes.Type: GrantFiled: August 10, 2005Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: Florian Braun, Hanyi Ding, Kai D. Feng, Zhong-Xiang He, Howard S. Landis, Xuefeng Liu, Geoffrey Woodhouse
-
Patent number: 7573130Abstract: The present invention relates to a process for preparing a robust crack-absorbing integrated circuit chip comprising a crack trapping structure containing two metal plates and a via-bar structure sandwiched between said plates.Type: GrantFiled: January 22, 2009Date of Patent: August 11, 2009Assignee: Internatonal Business Machines CorporationInventors: Thomas M Shaw, Michael W Lane, Xio Hu Liu, Griselda Bonilla, James P Doyle, Howard S Landis, Eric G Liniger
-
Publication number: 20090193378Abstract: Modifying a layout of an integrated circuit (IC) based on a function of an interconnect therein and a related circuit and design structure are disclosed. In one embodiment, a method includes identifying a function of an interconnect in the layout from data of the layout embodied in a computer readable medium; and modifying the layout to form another layout that accommodates the function of the interconnect. A design structure embodied in a machine readable medium used in a design process, according to one embodiment, may include a circuit including a high voltage interconnect positioned in a dielectric layer, the high voltage interconnect positioned such that no fill is above or below the high voltage interconnect.Type: ApplicationFiled: January 29, 2008Publication date: July 30, 2009Inventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Howard S. Landis, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Patent number: 7537941Abstract: Embodiments of the invention provide a method, structure, service, etc. for variable overlap of dummy shapes for improved rapid thermal anneal uniformity. A method of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process comprises determining a first reflectivity in a first portion of the limited region by measuring a density of first structures in the first portion. Next, the method determines a second reflectivity in a second portion of the limited region by measuring a density of second structures in the second portion. Specifically, the first structures comprise diffusion fill shapes and polysilicon conductor fill shapes (non-active dummy structures); and, the second structures comprise active circuit structures.Type: GrantFiled: June 7, 2006Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Howard S. Landis, Edward J. Nowak
-
Publication number: 20090100399Abstract: A design structure, method, and system for partitioned dummy fill shapes for reduced mask bias with alternating phase shift masks, or with other two-mask lithographic processes employing a trim mask. A design structure is embodied in a machine readable medium used in a design process, the design structure comprising regions in a finished semiconductor design that do not contain as-designed shapes. The design structure additionally includes dummy fill shapes in the regions at a predetermined final density, wherein the generated dummy shapes are sized so that their local density is increased to a predetermined value. Moreover, corresponding trim shapes act to expose an oversized portion of the dummy shape, effectively trimming each dummy shape back to the predetermined final density.Type: ApplicationFiled: October 16, 2007Publication date: April 16, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas B. FAURE, Howard S. LANDIS, Jeanne-Tania SUCHARITAVES
-
Patent number: 7498250Abstract: An interconnect structure, method of fabricating the interconnect structure and method of designing the interconnect structure for use in semiconductor devices. The interconnect structure includes a damascene metal wire having a pattern of dielectric filled holes.Type: GrantFiled: August 13, 2007Date of Patent: March 3, 2009Assignee: International Business Machines CorporationInventors: Timothy G. Dunham, Ezra D. B. Hall, Howard S. Landis, Mark A. Lavin, William C. Leipold
-
Patent number: 7491578Abstract: The present invention relates to a process for preparing a robust crack-absorbing integrated circuit chip comprising a crack trapping structure containing two metal plates and a via-bar structure sandwiched between said plates.Type: GrantFiled: April 2, 2008Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Thomas M Shaw, Michael W Lane, Xio Hu Liu, Griselda Bonilla, James P Doyle, Howard S Landis, Eric G Liniger
-
Publication number: 20090032956Abstract: A semiconductor structure including a first rigid dielectric layer and a second rigid dielectric layer. A first non-rigid low-k dielectric layer is formed between the first and second rigid dielectric layer. A plurality of dummy fill shapes is formed in the first non-rigid layer which replace portions of the first non-rigid low-k dielectric layer with lower coefficient of thermal expansion (CTE) metal such that an overall CTE of the first non-rigid low-k dielectric layer and the plurality of dummy fill shapes matches a CTE of the first and second rigid dielectric layers more closely than that of the first non-rigid low-k dielectric layer alone.Type: ApplicationFiled: October 22, 2008Publication date: February 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Howard S. LANDIS
-
Patent number: 7479701Abstract: Semiconductor structure including a first rigid dielectric layer and a second rigid dielectric layer. A first non-rigid low-k dielectric layer is formed between the first and second rigid dielectric layer. A plurality of dummy fill shapes is formed in the first non-rigid layer which replace portions of the first non-rigid low-k dielectric layer with lower coefficient of thermal expansion (CTE) metal such that an overall CTE of the first non-rigid low-k dielectric layer and the plurality of dummy fill shapes matches a CTE of the first and second rigid dielectric layers more closely than that of the first non-rigid low-k dielectric layer alone.Type: GrantFiled: January 12, 2006Date of Patent: January 20, 2009Assignee: International Business Machines CorporationInventor: Howard S. Landis