Abstract: The present application provides an LED chip based on an alumina-silica composite substrate and a fabrication method thereof. The LED chip comprises an alumina-silica composite PSS substrate, a composite buffer layer and an LED structural layer, wherein the composite buffer layer is epitaxially grown on the alumina-silica composite PSS substrate, and the LED structural layer is epitaxially grown on the composite buffer layer. The composite buffer layer comprises: an aluminium oxynitride/aluminium nitride layer and a silicon oxynitride layer, wherein the alumina in the alumina-silica composite PSS substrate is covered with the aluminium oxynitride/aluminium nitride layer, and the silica in the alumina-silica composite PSS substrate is covered with the aluminium oxynitride/aluminium nitride layer and the silicon oxynitride layer in a staggered manner.

Abstract: The present application provides an LED epitaxial wafer and a fabrication process thereof, wherein an N-type GaN layer of the LED epitaxial wafer comprises an N_SL layer and an N_Bulk layer. N_SL layer and N_Bulk layer are equivalent to form multiple capacitive structures, and different silicon doping concentrations enhance the current diffusion and enhance the antistatic capability of LED epitaxial wafer. The arrangement of N_SL layer and N_Bulk layer structure reduces the dislocation density of quantum well light-emitting layer and improves the lattice quality of quantum well light-emitting layer. In the manufacturing process of the LED epitaxial wafer provided by the present application, the SiH4 valve unit of the MOCVD device does not need a higher switching frequency, thereby improving the service life of the SiH4 valve unit.

Abstract: The present application relates to an LED epitaxial structure and the preparation method and application thereof. The LED epitaxial structure comprises a first multiple-quantum-well light-emitting layer and a second multiple-quantum-well light-emitting layer. The first multiple-quantum-well light-emitting layer comprises a first shoes layer, a first well layer, a first cap layer, and a first Barrier layer epitaxially grown from bottom to top in sequence. The second multiple-quantum-well light-emitting layer comprises a second shoes layer, a second well layer, a second cap layer, and a second Barrier layer epitaxially grown from bottom to top in sequence. The technical solutions disclosed in the present application can solve the problem that the 365 nm to 375 nm wave band LED would emit yellow light.

Abstract: A composition comprising dichloroacetic acid and glyoxylic acid, wherein, the content of glyoxylic acid is below 1000 pm, and the preparation method and application of the composition. A process for preparing the composition, comprising: mixing a dichloroacetic acid material having greater than 1000 ppm glyoxylic acid with a glyoxylic acid capture reagent, and a process for preparing oligonucleotides, comprising using the composition. It is found that glyoxylic acid is an impurity in commercially available DCA products, which may cause the oligonucleotides synthesis failure. Ion chromatography can be used to detect glyoxylic acid in dichloroacetic acid and accurately determine its concentration.

Abstract: Implementations of a clamp finger may include a first portion including at least one tip configured to clamp a substrate against an anvil during a bonding operation; and a second portion including a first opening therethrough configured to permit coupling of the second portion with a clamping bridge. The first portion may be slidably coupled with the second portion through a rail and the first portion may include an opening therethrough configured to receive a screw that fixedly couples the at least one tip of the first portion at a desired position relative to the second portion.

Abstract: Disclosed is a composition comprising dichloroacetic acid, a process for preparing the same and a use thereof. It has been discovered that the novel impurity is glyoxylic acid, and glyoxylic acid in dichloroacetic acid can be detected and its concentration accurately measured, by ion chromatography method.

Abstract: Disclosed are a chip power consumption analyzer and an analyzation method thereof. The analyzation method includes the following. Design information of a circuit is received. A plurality of clock arriving times of a plurality of circuit cells in the circuit are calculated based on the design information, and a base cell type is set among a plurality of cell types according to the clock arriving times. Base demand current information of the base cell type is established, and a plurality of demand current information of the circuit cells is obtained. A plurality of demand peak currents of a plurality of bump current sources are predicted according to the demand current information and a plurality of position information of the circuit cells.

Abstract: Disclosed is a composition comprising dichloroacetic acid, a process for preparing the same and a use thereof. It has been discovered that the novel impurity is glyoxylic acid, and glyoxylic acid in dichloroacetic acid can be detected and its concentration accurately measured, by ion chromatography method.

Abstract: Systems and methods are provided that involve processing video to identify a plurality of people in the video; obtaining a plurality of gaze part affinity fields (PAFs) and torso PAFs from the identified plurality of people; determining orthogonal vectors from first vectors derived from the torso PAFs; determining an intersection between second vectors derived from the gaze PAFs and the orthogonal vectors; and changing a viewpoint of the video based on the intersection.

Abstract: Systems and methods are provided that involve processing video to identify a plurality of people in the video; obtaining a plurality of gaze part affinity fields (PAFs) and torso PAFs from the identified plurality of people; determining orthogonal vectors from first vectors derived from the torso PAFs; determining an intersection between second vectors derived from the gaze PAFs and the orthogonal vectors; and changing a viewpoint of the video based on the intersection.

Abstract: A storage memory device includes a vertical field effect transistor including a semiconductor substrate; a pillar extending upwardly from the substrate and containing a source, a drain, and a channel disposed therebetween; a first insulating layer surrounding the channel; a stacked structure surrounding the first insulating layer; and a gate unit. The stacked structure includes a charge trapping layer and a composite element. The composite element includes a ferroelectric layer made of a doped hafnium oxide-based material that has a predominantly orthorhombic phase and exhibits a negative capacitance; and an antiferroelectric layer made of a zirconium oxide-based material that has a predominantly tetragonal phase.

Abstract: A storage memory device includes a field effect transistor including a semiconductor substrate, a first insulating layer that is disposed on the semiconductor substrate, a source and a drain that are formed on the semiconductor substrate and spaced apart from each other, a stacked structure, and a gate. The stacked structure includes a charge trapping layer and a composite element that has a ferroelectric layer and an antiferroelectric layer. The ferroelectric layer is made of a doped hafnium oxide-based material having a predominantly orthorhombic phase and exhibiting a negative capacitance. The antiferroelectric layer is made of a zirconium oxide-based material having a predominantly tetragonal phase.

Abstract: A storage memory device includes a vertical field effect transistor including a semiconductor substrate; a pillar extending upwardly from the substrate and containing a source, a drain, and a channel disposed therebetween; a first insulating layer surrounding the channel; a stacked structure surrounding the first insulating layer; and a gate unit. The stacked structure includes a charge trapping layer and a composite element. The composite element includes a ferroelectric layer made of a doped hafnium oxide-based material that has a predominantly orthorhombic phase and exhibits a negative capacitance; and an antiferroelectric layer made of a zirconium oxide-based material that has a predominantly tetragonal phase.

Abstract: The present disclosure provides a web page processing method. The method includes obtaining web page elements after web page rendering is performed on a to-be-accessed web page; detecting whether an abnormal element exists in the web page elements; generating and displaying an interaction entrance on the to-be-accessed web page if an abnormal element exists in the web page elements; and obtaining a trigger operation on the interaction entrance and filtering out the abnormal element in response to the trigger operation.

Abstract: A flash memory structure and a method of making the same are provided. The flash memory structure comprises a substrate, a source, a drain, a tunnel isolation layer, a ferroelectric-charge-trapping layer, at least one blocking isolation layer and at least one gate. The substrate is made of a semiconductive material. The source is formed on the substrate. The drain is formed on the substrate and spaced apart from the source. The tunnel isolation layer is formed on the substrate. The ferroelectric-charge-trapping layer is formed on the tunnel isolation layer and contains a charge-trapping layer and a ferroelectric negative-capacitance effect layer. The at least one blocking isolation layer is formed on the ferroelectric-charge-trapping layer. The at least one gate is formed on the blocking isolation layer. The ferroelectric negative-capacitance effect layer is made of a material with the ferroelectric negative-capacitance effect.

Abstract: The present disclosure provides a web page processing method. The method includes obtaining web page elements after web page rendering is performed on a to-be-accessed web page; detecting whether an abnormal element exists in the web page elements; generating and displaying an interaction entrance on the to-be-accessed web page if an abnormal element exists in the web page elements; and obtaining a trigger operation on the interaction entrance and filtering out the abnormal element in response to the trigger operation.

Abstract: A flash memory structure and a method of making the same are provided. The flash memory structure comprises a substrate, a source, a drain, a tunnel isolation layer, a ferroelectric-charge-trapping layer, at least one blocking isolation layer and at least one gate. The substrate is made of a semiconductive material. The source is formed on the substrate. The drain is formed on the substrate and spaced apart from the source. The tunnel isolation layer is formed on the substrate. The ferroelectric-charge-trapping layer is formed on the tunnel isolation layer and contains a charge-trapping layer and a ferroelectric negative-capacitance effect layer. The at least one blocking isolation layer is formed on the ferroelectric-charge-trapping layer. The at least one gate is formed on the blocking isolation layer. The ferroelectric negative-capacitance effect layer is made of a material with the ferroelectric negative-capacitance effect.

Abstract: A dynamic random access memory (DRAM) and a manufacturing method thereof are disclosed. A storage cell of the DRAM includes a FINFET and a capacitor. A gate of the FINFET is formed by a metal nitride or a carbonized metal having the effect of stress-induced strain. A gate dielectric of the FINFET and/or a dielectric of the capacitor can be formed by a ferroelectric material having negative capacitance characteristics. A strained-gate engineering is used in the invention achieve effects of (1) increasing ferro-electricity of the dielectric to enhance the operation speed and endurance of the FINFET; and (2) enhancing the ferro negative capacitance effect to improve the sub-threshold swing of the FINFET, so that the switching power and the off-current of the FINFET can be reduced and the charge retention capability of capacitor can be effectively enhanced to improve the operation characteristics of the DRAM.

Abstract: A semiconductor device includes a substrate, a channel layer, a barrier layer, a source and a drain, a p-type nitride layer and a strain gate. The channel layer is disposed on the substrate. The barrier layer is disposed on the channel layer. The source and the drain are respectively disposed at two sides of the barrier layer. The p-type nitride layer is disposed on the barrier layer. The strain gate is disposed over the p-type nitride layer for tuning a first strain of the channel layer and a second strain of the barrier layer.

Abstract: A three-dimensional non-volatile memory structure including a substrate, a stacked structure, a charge storage pillar, a channel pillar, and a ferroelectric material pillar is provided. The stacked structure is disposed on the substrate and includes a plurality of conductive layers and a plurality of first dielectric layers, and the conductive layers and the first dielectric layers are alternately stacked. The charge storage pillar is disposed in the stacked structure. The channel pillar is disposed inside the charge storage pillar. The ferroelectric material pillar is disposed inside the channel pillar.