Patents by Inventor Hung Tseng
Hung Tseng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11260933Abstract: A shock-absorbing front fork assembly of a motorcycle includes a front fork, a pressure buffering cylinder and a control valve disposed between the front fork and the pressure buffering cylinder and electrically connected with a brake system to control the communication between the front fork and the pressure buffering cylinder according to the operation of the brake system. When the brake system is not actuated, the control valve is open to make the front fork communicate with the pressure buffering cylinder, thereby making the spring supporting force relatively smaller. When the brake system is actuated, the control valve is close to make the front fork not communicate with the pressure buffering cylinder, thereby making the spring supporting force relatively larger. Therefore, the spring supporting force is adjusted by the brake operation, that raises the riding comfort and safety.Type: GrantFiled: October 25, 2019Date of Patent: March 1, 2022Inventor: Chih-Hung Tseng
-
Patent number: 11251644Abstract: A semiconductor device package is provided, including a semiconductor device, a molding material, and a conductive slot. The molding material surrounds the semiconductor device. The conductive slot is positioned over the molding material and having an opening and at least two channels connecting the opening to the edges of the conductive slot.Type: GrantFiled: May 6, 2020Date of Patent: February 15, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Chen-Hua Yu, Hao-Yi Tsai, Tzu-Sung Huang, Ming-Hung Tseng, Hung-Yi Kuo
-
Patent number: 11251119Abstract: A package structure includes a first semiconductor die, an insulating encapsulant, a plurality of first through insulator vias, a plurality of second through insulator vias, and a redistribution layer. The insulating encapsulant is encapsulating the first semiconductor die. The first through insulator vias are located in a central area of the insulating encapsulant surrounding the first semiconductor die. The second through insulator vias are located in a peripheral area of the insulating encapsulant surrounding the plurality of first through insulator vias located in the central area, wherein an aspect ratio of the plurality of second through insulator vias is greater than an aspect ratio of the plurality of first through insulator vias. The redistribution layer is disposed on the insulating encapsulant and electrically connected to the first semiconductor die, the plurality of first through insulator vias and the plurality of second through insulator vias.Type: GrantFiled: January 21, 2020Date of Patent: February 15, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yuan Yu, Cheng-Chieh Hsieh, Hung-Yi Kuo, Hao-Yi Tsai, Ming-Hung Tseng
-
Patent number: 11244906Abstract: A package structure including a first semiconductor die, a second semiconductor die, first conductive pillars and a first insulating encapsulation is provided. The first semiconductor die includes a semiconductor substrate, an interconnect structure and a first redistribution circuit structure. The semiconductor substrate includes a first portion and a second portion disposed on the first portion. The interconnect structure is disposed on the second portion, the first redistribution circuit structure is disposed on the interconnect structure, and the lateral dimension of the first portion is greater than the lateral dimension of the second portion. The second semiconductor die is disposed on the first semiconductor die. The first conductive pillars are disposed on the first redistribution circuit structure of the first semiconductor die. The first insulating encapsulation is disposed on the first portion.Type: GrantFiled: May 22, 2020Date of Patent: February 8, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Sung Huang, Cheng-Chieh Hsieh, Hsiu-Jen Lin, Hui-Jung Tsai, Hung-Yi Kuo, Hao-Yi Tsai, Ming-Hung Tseng, Yen-Liang Lin, Chun-Ti Lu, Chung-Ming Weng
-
Patent number: 11227837Abstract: In an embodiment, a structure includes: a first integrated circuit die including first die connectors; a first dielectric layer on the first die connectors; first conductive vias extending through the first dielectric layer, the first conductive vias connected to a first subset of the first die connectors; a second integrated circuit die bonded to a second subset of the first die connectors with first reflowable connectors; a first encapsulant surrounding the second integrated circuit die and the first conductive vias, the first encapsulant and the first integrated circuit die being laterally coterminous; second conductive vias adjacent the first integrated circuit die; a second encapsulant surrounding the second conductive vias, the first encapsulant, and the first integrated circuit die; and a first redistribution structure including first redistribution lines, the first redistribution lines connected to the first conductive vias and the second conductive vias.Type: GrantFiled: May 6, 2020Date of Patent: January 18, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Jen-Fu Liu, Ming Hung Tseng, Tsung-Hsien Chiang, Yen-Liang Lin, Tzu-Sung Huang
-
Patent number: 11195083Abstract: An object detection system includes an image capture device, a memory, and a processor. The image capture device captures an image. The memory stores an instruction corresponding to an inference engine based on a multi-scale convolutional neural network architecture including a first, a second, and an object detection scale. The processor executes the instruction to: reduce network widths of convolution layers of the second scale; run the inference engine according to the adjusted convolutional neural network architecture to receive the image as an initial input; input a first output generated by the first scale according to the initial input into the second and the object detection scale; input a second output generated by the second scale according to the first output into the object detection scale; generate a final output according to the first and the second output by the object detection scale, to perform object detection on the image.Type: GrantFiled: June 11, 2020Date of Patent: December 7, 2021Assignee: PEGATRON CORPORATIONInventor: Yu-Hung Tseng
-
Publication number: 20210366833Abstract: A package structure including a first semiconductor die, a second semiconductor die, first conductive pillars and a first insulating encapsulation is provided. The first semiconductor die includes a semiconductor substrate, an interconnect structure and a first redistribution circuit structure. The semiconductor substrate includes a first portion and a second portion disposed on the first portion. The interconnect structure is disposed on the second portion, the first redistribution circuit structure is disposed on the interconnect structure, and the lateral dimension of the first portion is greater than the lateral dimension of the second portion. The second semiconductor die is disposed on the first semiconductor die. The first conductive pillars are disposed on the first redistribution circuit structure of the first semiconductor die. The first insulating encapsulation is disposed on the first portion.Type: ApplicationFiled: May 22, 2020Publication date: November 25, 2021Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzu-Sung Huang, Cheng-Chieh Hsieh, Hsiu-Jen Lin, Hui-Jung Tsai, Hung-Yi Kuo, Hao-Yi Tsai, Ming-Hung Tseng, Yen-Liang Lin, Chun-Ti Lu, Chung-Ming Weng
-
Publication number: 20210358870Abstract: In an embodiment, a device includes: a conductive shield on a first dielectric layer; a second dielectric layer on the first dielectric layer and the conductive shield, the first and second dielectric layers surrounding the conductive shield, the second dielectric layer including: a first portion disposed along an outer periphery of the conductive shield; a second portion extending through a center region of the conductive shield; and a third portion extending through a channel region of the conductive shield, the third portion connecting the first portion to the second portion; a coil on the second dielectric layer, the coil disposed over the conductive shield; an integrated circuit die on the second dielectric layer, the integrated circuit die disposed outside of the coil; and an encapsulant surrounding the coil and the integrated circuit die, top surfaces of the encapsulant, the integrated circuit die, and the coil being level.Type: ApplicationFiled: July 26, 2021Publication date: November 18, 2021Inventors: Tzu-Sung Huang, Chen-Hua Yu, Hung-Yi Kuo, Hao-Yi Tsai, Ming Hung Tseng
-
Patent number: 11158314Abstract: A voice control device includes a user database, a first image capturing module, a voice command module and a management module. The user database stores first user identification data of a first user account. The first image capturing module captures an environmental image. The voice command module is enabled to receive a voice command for controlling the voice control device. The management module is used to detect whether at least one facial image exists in the environmental image, and detect whether the facial image matches with the first user identification data, and when the facial image matches with the first user identification data, the management module logs in the first user account and enables the voice command module.Type: GrantFiled: April 15, 2019Date of Patent: October 26, 2021Assignee: PEGATRON CORPORATIONInventors: Cheng-Yu Kao, Nien-Chih Wang, Yu-Hung Tseng, Yueh-Fei Chang, Chih-Lun Wang
-
Patent number: 11143225Abstract: A connecting structure for assembly includes a body, an inserting part, a latching part, and a control part. The body has a plug hole and a guide slot disposed toward the plug hole. The inserting part is detachably plugged into the plug hole correspondingly and has a latching portion. The latching part is slidely connected to and guided by the guide slot; the latching part has a latching body latched to the latching portion correspondingly. The control part is disposed movably in the body and selectively drives the latching part to reciprocate along the guide slot. Therefore, the esthetic effects of covering and hiding each other for assembled plates and the effect of a smooth, labor-saving, and even rotation for the control part are obtained.Type: GrantFiled: March 14, 2019Date of Patent: October 12, 2021Inventors: Ju-Chiung Tseng, Yi-Sheng Tseng, Yi-Hung Tseng
-
Publication number: 20210305164Abstract: A semiconductor device includes a stacked structure, first conductive terminals and second conductive terminals. The stacked structure includes a first semiconductor component having a first area and a second semiconductor component stacked on the first semiconductor component and having a second area smaller than the first area, wherein an extending direction of the first area and an extending direction of the second area are perpendicular to a stacking direction of the first semiconductor component and the second semiconductor component. The first conductive terminals are located on the stacked structure, electrically coupled to the first semiconductor component and aside of the second semiconductor component. The second conductive terminals are located on the stacked structure and electrically coupled to the second semiconductor component.Type: ApplicationFiled: March 30, 2020Publication date: September 30, 2021Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Hung Tseng, Cheng-Chieh Hsieh, Hao-Yi Tsai
-
Patent number: 11133269Abstract: A semiconductor package and a manufacturing method for the semiconductor package are provided. The package comprises a die, through interlayer vias (TIVs), a dielectric film, a backside film and solder paste portions. The TIVs are disposed beside the semiconductor die and a molding compound laterally surrounds the die and the TIVs. The dielectric film is disposed on a backside of the semiconductor die, and the backside film is disposed on the dielectric film. The backside film has at least one of a coefficient of thermal expansion (CTE) and a Young's modulus larger than that of the dielectric film. The solder paste portions are disposed on the TIVs and located within openings penetrating through the dielectric film and the backside film. There is a recess located at an interface between the dielectric film and the backside film within the opening.Type: GrantFiled: October 17, 2019Date of Patent: September 28, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Ti Lu, Hao-Yi Tsai, Ming-Hung Tseng, Tsung-Hsien Chiang, Yen-Liang Lin, Tzu-Sung Huang
-
Publication number: 20210288040Abstract: A method includes bonding a first device die to a second device die, encapsulating the first device die in a first encapsulant, performing a backside grinding process on the second device die to reveal through-vias in the second device die, and forming first electrical connectors on the second device die to form a package. The package includes the first device die and the second device die. The method further includes encapsulating the first package in a second encapsulant, and forming an interconnect structure overlapping the first package and the second encapsulant. The interconnect structure comprises second electrical connectors.Type: ApplicationFiled: July 9, 2020Publication date: September 16, 2021Inventors: Chen-Hua Yu, Hung-Yi Kuo, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Tsung-Yuan Yu, Ming Hung Tseng
-
Patent number: 11081394Abstract: A method of fabricating a fin-like field-effect transistor device is disclosed. The method includes forming mandrel features over a substrate and performing a first cut to remove mandrel features to form a first space. The method also includes performing a second cut to remove a portion of mandrel features to form a line-end and an end-to-end space. After the first and the second cuts, the substrate is etched using the mandrel features, with the first space and the end-to-end space as an etch mask, to form fins. Depositing a space layer to fully fill in a space between adjacent fins and cover sidewalls of the fins adjacent to the first space and the end-to-end space. The spacer layer is etched to form sidewall spacers on the fins adjacent to the first space and the end-to-end space and an isolation trench is formed in the first space and the end-to-end space.Type: GrantFiled: October 8, 2018Date of Patent: August 3, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Feng Shieh, Wen-Hung Tseng, Tzung-Hua Lin, Hung-Chang Hsieh
-
Patent number: 11075176Abstract: In an embodiment, a device includes: a conductive shield on a first dielectric layer; a second dielectric layer on the first dielectric layer and the conductive shield, the first and second dielectric layers surrounding the conductive shield, the second dielectric layer including: a first portion disposed along an outer periphery of the conductive shield; a second portion extending through a center region of the conductive shield; and a third portion extending through a channel region of the conductive shield, the third portion connecting the first portion to the second portion; a coil on the second dielectric layer, the coil disposed over the conductive shield; an integrated circuit die on the second dielectric layer, the integrated circuit die disposed outside of the coil; and an encapsulant surrounding the coil and the integrated circuit die, top surfaces of the encapsulant, the integrated circuit die, and the coil being level.Type: GrantFiled: September 13, 2019Date of Patent: July 27, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Sung Huang, Chen-Hua Yu, Hung-Yi Kuo, Hao-Yi Tsai, Ming Hung Tseng
-
Publication number: 20210225812Abstract: A method includes forming a first redistribution structure by depositing a first dielectric layer and forming first and second conductive features on the first dielectric layer, the second conductive feature being provided with a gap exposing the first dielectric layer. The method further includes depositing a second dielectric layer on the first and second conductive features; forming first and second openings in the second dielectric layer, the first opening exposing the first conductive feature and the second opening exposing the second conductive feature and the gap; forming a first via on the first conductive feature and partially in the first opening; forming a second via on the second conductive feature and partially in the second opening and the gap; attaching a die to the first redistribution structure adjacent the first via and the second via; and encapsulating the die, the first via, and the second via with an encapsulant.Type: ApplicationFiled: April 5, 2021Publication date: July 22, 2021Inventors: Chen-Hua Yu, Ming Hung Tseng, Yen-Liang Lin, Tzu-Sung Huang, Tin-Hao Kuo, Hao-Yi Tsai
-
Publication number: 20210225723Abstract: In an embodiment, a device includes: an integrated circuit die; an encapsulant at least partially surrounding the integrated circuit die, the encapsulant including fillers having an average diameter; a through via extending through the encapsulant, the through via having a lower portion of a constant width and an upper portion of a continuously decreasing width, a thickness of the upper portion being greater than the average diameter of the fillers; and a redistribution structure including: a dielectric layer on the through via, the encapsulant, and the integrated circuit die; and a metallization pattern having a via portion extending through the dielectric layer and a line portion extending along the dielectric layer, the metallization pattern being electrically coupled to the through via and the integrated circuit die.Type: ApplicationFiled: March 15, 2021Publication date: July 22, 2021Inventors: Tzu-Sung Huang, Ming Hung Tseng, Yen-Liang Lin, Hao-Yi Tsai, Chi-Ming Tsai, Chung-Shi Liu, Chih-Wei Lin, Ming-Che Ho
-
Publication number: 20210193582Abstract: In an embodiment, a structure includes: a first integrated circuit die including first die connectors; a first dielectric layer on the first die connectors; first conductive vias extending through the first dielectric layer, the first conductive vias connected to a first subset of the first die connectors; a second integrated circuit die bonded to a second subset of the first die connectors with first reflowable connectors; a first encapsulant surrounding the second integrated circuit die and the first conductive vias, the first encapsulant and the first integrated circuit die being laterally coterminous; second conductive vias adjacent the first integrated circuit die; a second encapsulant surrounding the second conductive vias, the first encapsulant, and the first integrated circuit die; and a first redistribution structure including first redistribution lines, the first redistribution lines connected to the first conductive vias and the second conductive vias.Type: ApplicationFiled: May 6, 2020Publication date: June 24, 2021Inventors: Chen-Hua Yu, Jen-Fu Liu, Ming Hung Tseng, Tsung-Hsien Chiang, Yen-Liang Lin, Tzu-Sung Huang
-
Patent number: 11042202Abstract: A server rack includes a plurality of servers, each of which includes: a power management unit operable to convert a DC input voltage into at least one DC output voltage to output at least one type of DC output power; at least one application circuit for being respectively powered by the at least one type of DC output power; and a baseboard management controller cooperating with the power management unit to provide power management data. One of the baseboard management controllers of the servers is for receiving the power management data respectively from the other one(s) of the baseboard management controllers, and controls the power management units of the servers for power management of the servers based on the power management data.Type: GrantFiled: July 30, 2019Date of Patent: June 22, 2021Inventors: Chia-Hung Tseng, Han-Ching Hsieh, Kuan-Ho Lin, Shun-Chi Lee
-
Publication number: 20210178526Abstract: A tungsten inert gas (TIG) welding flux for super duplex stainless steel (SDSS) is used to solve the problems of low weld depth/width ratio, low corrosion resistance, and arc blow existing in the conventional TIG welding flux for duplex stainless steel. The TIG welding flux for SDSS includes 20-30 wt % of silicon dioxide (SiO2), 20-25 wt % of titanium dioxide (TiO2), 15-20 wt % of vanadium dioxide (VO2), 10-15 wt % of molybdenum trioxide (MoO3), 10-15 wt % of zirconium diboride (ZrBr2), 5-10 wt % of aluminum nitride (AlN), 5-10 wt % of manganese carbonate (MnCO3) and 5-10 wt % of nickel carbonate (NiCO3).Type: ApplicationFiled: September 30, 2020Publication date: June 17, 2021Inventor: Kuang-Hung TSENG