Patents by Inventor Jack T. Kavalieros
Jack T. Kavalieros has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11677003Abstract: A nanowire device of the present description may be produced with the incorporation of at least one hardmask during the fabrication of at least one nanowire transistor in order to assist in protecting an uppermost channel nanowire from damage that may result from fabrication processes, such as those used in a replacement metal gate process and/or the nanowire release process. The use of at least one hardmask may result in a substantially damage free uppermost channel nanowire in a multi-stacked nanowire transistor, which may improve the uniformity of the channel nanowires and the reliability of the overall multi-stacked nanowire transistor.Type: GrantFiled: April 12, 2021Date of Patent: June 13, 2023Assignee: Sony Group CorporationInventors: Seung Hoon Sung, Seiyon Kim, Kelin J. Kuhn, Willy Rachmady, Jack T. Kavalieros
-
Patent number: 11676966Abstract: Disclosed herein are stacked transistors having device strata with different channel widths, as well as related methods and devices. In some embodiments, an integrated circuit structure may include stacked strata of transistors, wherein different channel materials of different strata have different widths.Type: GrantFiled: March 15, 2019Date of Patent: June 13, 2023Assignee: Intel CorporationInventors: Gilbert W. Dewey, Jack T. Kavalieros, Willy Rachmady, Cheng-Ying Huang, Matthew V. Metz, Kimin Jun, Patrick Morrow, Aaron D. Lilak, Ehren Mannebach, Anh Phan
-
Publication number: 20230178552Abstract: Techniques are provided herein to form semiconductor devices having a stacked transistor configuration. An n-channel device and a p-channel device may both be gate-all-around (GAA) transistors each having any number of nanoribbons extending in the same direction where one device is located vertically above the other device. According to some embodiments, the n-channel device and the p-channel device conductively share the same gate, and a width of the gate structure around one device is greater than the width of the gate structure around the other device. According to some other embodiments, the n-channel device and the p-channel device each have a separate gate structure that is isolated from the other using a dielectric layer between them. A gate contact is adjacent to the upper device and contacts the gate structure of the other lower device.Type: ApplicationFiled: December 6, 2021Publication date: June 8, 2023Applicant: Intel CorporationInventors: Cheng-Ying Huang, Patrick Morrow, Arunshankar Venkataraman, Sean T. Ma, Willy Rachmady, Nicole K. Thomas, Marko Radosavljevic, Jack T. Kavalieros
-
Patent number: 11670682Abstract: An apparatus is described. The apparatus includes a FINFET device having a channel. The channel is composed of a first semiconductor material that is epitaxially grown on a subfin structure beneath the channel. The subfin structure is composed of a second semiconductor material that is different than the first semiconductor material. The subfin structure is epitaxially grown on a substrate composed of a third semiconductor material that is different than the first and second semiconductor materials. The subfin structure has a doped region to substantially impede leakage currents between the channel and the substrate.Type: GrantFiled: June 2, 2021Date of Patent: June 6, 2023Assignee: Tahoe Research, Ltd.Inventors: Gilbert Dewey, Matthew V. Metz, Willy Rachmady, Anand S. Murthy, Chandra S. Mohapatra, Tahir Ghani, Sean T. Ma, Jack T. Kavalieros
-
Publication number: 20230170350Abstract: A device is disclosed. The device includes a first semiconductor fin, a first source-drain epitaxial region adjacent a first portion of the first semiconductor fin, a second source-drain epitaxial region adjacent a second portion of the first semiconductor fin, a first gate conductor above the first semiconductor fin, a gate spacer covering the sides of the gate conductor, a second semiconductor fin below the first semiconductor fin, a second gate conductor on a first side of the second semiconductor fin and a third gate conductor on a second side of the second semiconductor fin, a third source-drain epitaxial region adjacent a first portion of the second semiconductor fin, and a fourth source-drain epitaxial region adjacent a second portion of the second semiconductor fin. The device also includes a dielectric isolation structure below the first semiconductor fin and above the second semiconductor fin that separates the first semiconductor fin and the second semiconductor fin.Type: ApplicationFiled: January 11, 2023Publication date: June 1, 2023Inventors: Willy RACHMADY, Cheng-Ying HUANG, Gilbert DEWEY, Aaron LILAK, Patrick MORROW, Anh PHAN, Ehren MANNEBACH, Jack T. KAVALIEROS
-
Publication number: 20230171936Abstract: Described herein are two transistor (2T) memory cells that use TFTs as access and gain transistors. When one or both transistors of a 2T memory cell are implemented as TFTs, these transistors may be provided in different layers above a substrate, enabling a stacked architecture. An example 2T memory cell includes an access TFT provided in a first layer over a substrate, and a gain TFT provided in a second layer over the substrate, the first layer being between the substrate and the second layer (i.e., the gain TFT is stacked in a layer above the access TFT). Stacked TFT based 2T memory cells allow increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.Type: ApplicationFiled: January 31, 2023Publication date: June 1, 2023Applicant: Intel CorporationInventors: Abhishek A. Sharma, Juan G. Alzate-Vinasco, Fatih Hamzaoglu, Bernhard Sell, Pei-hua Wang, Van H. Le, Jack T. Kavalieros, Tahir Ghani, Umut Arslan, Travis W. Lajoie, Chieh-jen Ku
-
Patent number: 11658222Abstract: An embodiment includes an apparatus comprising: a substrate; a thin film transistor (TFT) comprising: source, drain, and gate contacts; a semiconductor material, comprising a channel, between the substrate and the gate contact; a gate dielectric layer between the gate contact and the channel; and an additional layer between the channel and the substrate; wherein (a)(i) the channel includes carriers selected from the group consisting of hole carriers or electron carriers, (a)(ii) the additional layer includes an insulator material that includes charged particles having a polarity equal to a polarity of the carriers. Other embodiments are described herein.Type: GrantFiled: September 27, 2017Date of Patent: May 23, 2023Assignee: Intel CorporationInventors: Abhishek A. Sharma, Van H. Le, Jack T. Kavalieros, Tahir Ghani, Gilbert Dewey, Shriram Shivaraman, Sean T. Ma, Benjamin Chu-Kung
-
Patent number: 11652606Abstract: A stacked-substrate advanced encryption standard (AES) integrated circuit device is described in which at least some circuits associated logic functions (e.g., AES encryption operations, memory cell access and control) are provided on a first substrate. Memory arrays used with the AES integrated circuit device (sometimes referred to as “embedded memory”) are provided on a second substrate stacked on the first substrate, thus forming a AES integrated circuit device on a stacked-substrate assembly. Vias are fabricated to pass through the second substrate, into a dielectric layer between the first substrate and the second substrate, and electrically connect to conductive interconnections of the AES logic circuits.Type: GrantFiled: September 25, 2018Date of Patent: May 16, 2023Assignee: Intel CorporationInventors: Abhishek A. Sharma, Willy Rachmady, Ravi Pillarisetty, Gilbert Dewey, Jack T. Kavalieros
-
Patent number: 11652047Abstract: Embodiments herein describe techniques for a semiconductor device having an interconnect structure including an inter-level dielectric (ILD) layer between a first layer and a second layer of the interconnect structure. The interconnect structure further includes a separation layer within the ILD layer. The ILD layer includes a first area with a first height to extend from a first surface of the ILD layer to a second surface of the ILD layer. The ILD layer further includes a second area with a second height to extend from the first surface of the ILD layer to a surface of the separation layer, where the first height is larger than the second height. Other embodiments may be described and/or claimed.Type: GrantFiled: June 28, 2019Date of Patent: May 16, 2023Assignee: Intel CorporationInventors: Travis W. Lajoie, Abhishek A. Sharma, Van H. Le, Chieh-Jen Ku, Pei-Hua Wang, Jack T. Kavalieros, Bernhard Sell, Tahir Ghani, Gregory George, Akash Garg, Julie Rollins, Allen B. Gardiner, Shem Ogadhoh, Juan G. Alzate Vinasco, Umut Arslan, Fatih Hamzaoglu, Nikhil Mehta, Ting Chen, Vinaykumar V. Hadagali
-
Publication number: 20230141914Abstract: Techniques are provided herein to form semiconductor devices having nanowires with an increased strain. A thin layer of silicon germanium or germanium tin can be deposited over one or more suspended nanoribbons. An anneal process may then be used to drive the silicon germanium or germanium tin throughout the one or more semiconductor nanoribbons, thus forming one or more nanoribbons with a changing material composition along the lengths of the one or more nanoribbons. In some examples, at least one of the one or more nanoribbons includes a first region at one end of the nanoribbon having substantially no germanium, a second region at the other end of the nanoribbon having substantially no germanium, and a third region between the first and second regions having a substantially uniform non-zero germanium concentration. The change in material composition along the length of the nanoribbon imparts a compressive strain.Type: ApplicationFiled: November 10, 2021Publication date: May 11, 2023Applicant: Intel CorporationInventors: Ashish Agrawal, Anand Murthy, Jack T. Kavalieros, Rajat K. Paul, Gilbert Dewey, Susmita Ghose, Seung Hoon Sung
-
Publication number: 20230147499Abstract: Techniques are provided herein to form semiconductor devices having strained channel regions. In an example, semiconductor nanoribbons of silicon germanium (SiGe) or germanium tin (GeSn) may be formed and subsequently annealed to drive the germanium or tin inwards along a portion of the semiconductor nanoribbons thus increasing the germanium or tin concentration through a central portion along the lengths of the one or more nanoribbons. Specifically, a nanoribbon may have a first region at one end of the nanoribbon having a first germanium concentration, a second region at the other end of the nanoribbon having substantially the same first germanium concentration (e.g., within 5%), and a third region between the first and second regions having a second germanium concentration higher than the first concentration. A similar material gradient may also be created using tin. The change in material composition (gradient) along the nanoribbon length imparts a compressive strain.Type: ApplicationFiled: November 10, 2021Publication date: May 11, 2023Applicant: Intel CorporationInventors: Ashish Agrawal, Anand Murthy, Jack T. Kavalieros, Rajat K. Paul, Gilbert Dewey, Seung Hoon Sung, Susmita Ghose
-
Publication number: 20230139255Abstract: A gate-all-around transistor device includes a body including a semiconductor material, and a gate structure at least in part wrapped around the body. The gate structure includes a gate electrode and a gate dielectric between the body and the gate electrode. The body is between a source region and a drain region. A first spacer is between the source region and the gate electrode, and a second spacer is between the drain region and the gate electrode. In an example, the first and second spacers include germanium and oxygen. The body can be, for instance, a nanoribbon, nanosheet, or nanowire.Type: ApplicationFiled: November 2, 2021Publication date: May 4, 2023Applicant: Intel CorporationInventors: Ashish Agrawal, Gilbert Dewey, Siddharth Chouksey, Jack T. Kavalieros, Cheng-Ying Huang
-
Publication number: 20230134379Abstract: Techniques are provided herein to form gate-all-around (GAA) semiconductor devices, such as those having a stacked transistor configuration. In one example case, two different semiconductor devices may both be GAA transistors each having any number of nanoribbons extending in the same (e.g., horizontal) direction where one device is located vertically above the other device. An internal spacer structure extends between the nanoribbons of both devices along the vertical direction, where the spacer structure includes one or more rib features between the two devices. A gate structure that includes one or more gate dielectric layers and one or more gate electrode layers may be formed around the nanoribbons of both devices, in some cases. In other cases, a split-gate configuration is used where upper and lower gate structures are separated by an isolation structure. Forksheet transistors and other GAA configurations may be formed using the techniques as well.Type: ApplicationFiled: November 3, 2021Publication date: May 4, 2023Applicant: Intel CorporationInventors: Cheng-Ying Huang, Urusa Alaan, Susmita Ghose, Rambert Nahm, Natalie Briggs, Nicole K. Thomas, Willy Rachmady, Marko Radosavljevic, Jack T. Kavalieros
-
Patent number: 11640961Abstract: An integrated circuit structure comprises a lower device layer that includes a first structure comprising a plurality of PMOS transistors. An upper device layer is formed on the lower device layer, wherein the upper device layer includes a second structure comprising a plurality of NMOS transistors having a group III-V material source/drain region.Type: GrantFiled: March 28, 2018Date of Patent: May 2, 2023Assignee: Intel CorporationInventors: Gilbert Dewey, Ravi Pillarisetty, Jack T. Kavalieros, Aaron D. Lilak, Willy Rachmady, Rishabh Mehandru, Kimin Jun, Anh Phan, Hui Jae Yoo, Patrick Morrow, Cheng-Ying Huang, Matthew V. Metz
-
Publication number: 20230126135Abstract: Techniques are provided herein to form a forksheet transistor device with a dielectric overhang structure. The dielectric overhang structure includes a dielectric layer that at least partially hangs over the nanoribbons of each semiconductor device in the forksheet transistor and is directly coupled to, or is an integral part of, the dielectric spine between the semiconductor devices. The overhang structure allows for a higher alignment tolerance when forming different work function metals over each of the different semiconductor devices, which in turn allows for narrower dielectric spines to be used. A first gate structure that includes a first work function metal may be formed around the nanoribbons of the n-channel device and a second gate structure that includes a second work function metal may be formed around the nanoribbons of the p-channel device in the forksheet arrangement.Type: ApplicationFiled: October 25, 2021Publication date: April 27, 2023Applicant: Intel CorporationInventors: Christopher M. Neumann, Ashish Agrawal, Seung Hoon Sung, Marko Radosavljevic, Jack T. Kavalieros
-
Patent number: 11637185Abstract: Embodiments herein describe techniques for an integrated circuit that includes a substrate, a semiconductor device on the substrate, and a contact stack above the substrate and coupled to the semiconductor device. The contact stack includes a contact metal layer, and a semiconducting oxide layer adjacent to the contact metal layer. The semiconducting oxide layer includes a semiconducting oxide material, while the contact metal layer includes a metal with a sufficient Schottky-barrier height to induce an interfacial electric field between the semiconducting oxide layer and the contact metal layer to reject interstitial hydrogen from entering the semiconductor device through the contact stack. Other embodiments may be described and/or claimed.Type: GrantFiled: September 25, 2018Date of Patent: April 25, 2023Assignee: Intel CorporationInventors: Justin Weber, Harold Kennel, Abhishek Sharma, Christopher Jezewski, Matthew V. Metz, Tahir Ghani, Jack T. Kavalieros, Benjamin Chu-Kung, Van H. Le, Arnab Sen Gupta
-
Patent number: 11631737Abstract: Embodiments of the invention include nanowire and nanoribbon transistors and methods of forming such transistors. According to an embodiment, a method for forming a microelectronic device may include forming a multi-layer stack within a trench formed in a shallow trench isolation (STI) layer. The multi-layer stack may comprise at least a channel layer, a release layer formed below the channel layer, and a buffer layer formed below the channel layer. The STI layer may be recessed so that a top surface of the STI layer is below a top surface of the release layer. The exposed release layer from below the channel layer by selectively etching away the release layer relative to the channel layer.Type: GrantFiled: December 24, 2014Date of Patent: April 18, 2023Assignee: Intel CorporationInventors: Sanaz K. Gardner, Willy Rachmady, Matthew V. Metz, Gilbert Dewey, Jack T. Kavalieros, Chandra S. Mohapatra, Anand S. Murthy, Nadia M. Rahhal-Orabi, Nancy M. Zelick, Tahir Ghani
-
Patent number: 11626519Abstract: Embodiments of the invention include non-planar InGaZnO (IGZO) transistors and methods of forming such devices. In an embodiment, the IGZO transistor may include a substrate and source and drain regions formed over the substrate. According to an embodiment, an IGZO layer may be formed above the substrate and may be electrically coupled to the source region and the drain region. Further embodiments include a gate electrode that is separated from the IGZO layer by a gate dielectric. In an embodiment, the gate dielectric contacts more than one surface of the IGZO layer. In one embodiment, the IGZO transistor is a finfet transistor. In another embodiment the IGZO transistor is a nanowire or a nanoribbon transistor. Embodiments of the invention may also include a non-planar IGZO transistor that is formed in the back end of line stack (BEOL) of an integrated circuit chip.Type: GrantFiled: October 19, 2020Date of Patent: April 11, 2023Assignee: Intel CorporationInventors: Van H. Le, Gilbert Dewey, Rafael Rios, Jack T. Kavalieros, Marko Radosavljevic, Kent E. Millard, Marc C. French, Ashish Agrawal, Benjamin Chu-Kung, Ryan E. Arch
-
Patent number: 11626437Abstract: Embodiments herein describe techniques for an optical device including a substrate of a wafer. An image sensor device is formed on a front side of the substrate, while a plurality of posts of a metasurface lens are formed on a backside opposite to the front side of the substrate. A post of the plurality of posts includes a metasurface material that is transparent to light. Other embodiments may be described and/or claimed.Type: GrantFiled: March 18, 2019Date of Patent: April 11, 2023Assignee: Intel CorporationInventors: Prashant Majhi, Kunjal Parikh, Jack T. Kavalieros
-
Patent number: 11626475Abstract: An improved trench capacitor structure is disclosed that allows for the formation of narrower capacitors. An example capacitor structure includes a first conductive layer on the sidewalls of an opening through a thickness of a dielectric layer, a capacitor dielectric layer on the first conductive layer, a second conductive layer on the capacitor dielectric layer, and a conductive fill material on the second conductive layer. The capacitor dielectric layer laterally extends above the opening and along a top surface of the dielectric layer, and the conductive fill material fills a remaining portion of the opening.Type: GrantFiled: June 14, 2019Date of Patent: April 11, 2023Assignee: Intel CorporationInventors: Nazila Haratipour, Chia-Ching Lin, Sou-Chi Chang, Ian A. Young, Uygar E. Avci, Jack T. Kavalieros