Patents by Inventor Jae-Seung Hwang
Jae-Seung Hwang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090011590Abstract: A method of fabricating a semiconductor device in which a plurality of conductive lines having a fine pitch and a uniform thickness can be formed is provided. The method includes forming a plurality of first conductive patterns in a insulation layer as closed curves, forming a plurality of mask patterns on the insulation layer, the mask patterns exposing end portions of each of the first conductive patterns, and forming a plurality of second conductive patterns in the insulation layer as lines by removing the end portions of each of the first conductive patterns.Type: ApplicationFiled: June 10, 2008Publication date: January 8, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Hwan RYU, Jun SEO, Eun-Young KANG, Jae-Seung HWANG, Sung-Un KWON
-
Patent number: 7452773Abstract: In a method of manufacturing a flash memory device, an insulation layer pattern is formed on a substrate having cell and peripheral regions. Trenches formed in the substrate are converted into trench structures. A tunnel oxide layer is formed on the substrate. A space between the trench structures is filled with a first conductive layer. The trench structures are removed to form trench isolation structures and to convert the first conductive layer into a first conductive layer pattern. A dielectric layer is formed on the first conductive layer patterns and the trench isolation structures. An insulation layer is formed on the substrate in the peripheral region. A third conductive layer is formed on the second conductive layer, the insulation layer and the trench isolation layers. First and second gate structures are formed in the cell region and the peripheral region, respectively.Type: GrantFiled: June 9, 2006Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Un Kwon, Yong-Sun Ko, Jae-Seung Hwang
-
Patent number: 7452807Abstract: Example embodiments of the present invention relate to a method of forming a metal wiring in a semiconductor device. Other example embodiments of the present invention relate to a method of forming a metal wiring in a semiconductor device without a generation of a bridge between adjacent metal wirings. In a method of forming a metal wiring in a semiconductor device, at least one metal layer and at least one barrier layer may be sequentially formed on a substrate. A metal blocking layer may be formed on the at least one barrier metal layer. A hard mask layer may be formed on the metal blocking layer. A hard mask pattern may be formed on the metal blocking layer by etching the hard mask layer without an exposure of the at least one barrier metal layer. A metal blocking layer pattern may be formed on the at least one barrier metal layer by etching the metal blocking layer using the hard mask pattern as an etching mask.Type: GrantFiled: June 27, 2006Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Woo Lee, Jae-Seung Hwang, Dae-Hyun Jang
-
Publication number: 20080191288Abstract: In a semiconductor device including a transistor having an embedded gate, and methods of manufacturing the same, a substrate is divided into first and second regions. A gate trench is formed in the first region, a first gate structure partially fills the gate trench and a passivation layer pattern is provided inside the gate trench and positioned on the first gate structure. A first source/drain is provided adjacent to sidewalls of the first gate structure. A second gate structure is provided in the second region and has a silicon oxide layer, a conductive layer pattern and a metal silicide layer pattern stacked on the conductive layer pattern. A second source/drain is provided adjacent to sidewalls of the second gate structure. Defects due to formation of reactants may be reduced in a formation process of the above-described semiconductor device, improving reliability and operating characteristics.Type: ApplicationFiled: February 12, 2008Publication date: August 14, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Hyun KWON, Jae-Seung HWANG, Jun SEO, Sung-Il CHO, Sang-Joon PARK, Eun-Young KANG, Hyun-Chul KIM, Jung-Hoon CHAE
-
Publication number: 20080194108Abstract: Provided is a method of manufacturing a semiconductor device using double patterning. The method includes: forming a first material layer pattern having recesses in a first direction on an object layer and a second material layer pattern formed on the first material layer pattern; selectively etching the second material layer pattern and the first material layer pattern in a direction perpendicular to the first direction to form an etching mask; and etching the object layer to form minute patterns.Type: ApplicationFiled: June 5, 2007Publication date: August 14, 2008Inventors: Hyun-chul Kim, Sung-il Cho, Jae-seung Hwang, Jun Sen, Yong-hyun Kwon
-
Publication number: 20080146002Abstract: A method of manufacturing a semiconductor device having buried gates may include forming a stacked structure of sequentially stacked first mask patterns and second mask patterns with equal widths to expose active regions and isolation regions of a semiconductor substrate. After forming reduced first mask patterns by decreasing the width only of the first mask patterns, trenches may be formed in the active regions and the isolation regions by etching the exposed portions of the semiconductor substrate using the second mask patterns as an etch mask. Then, gate insulating films may be formed on inner walls of the trenches in the active regions, and a conductive material may be buried into the trenches in the active regions and the isolation regions to form gates.Type: ApplicationFiled: December 13, 2007Publication date: June 19, 2008Inventors: Eun-young Kang, Jun Seo, Jae-seung Hwang, Sung-il Cho, Yong-hyun Kwon
-
Publication number: 20080124871Abstract: A method of fabricating a semiconductor device including a fin field effect transistor (Fin-FET) includes forming sacrificial bars on a semiconductor substrate, patterning the sacrificial bars to form sacrificial islands on the semiconductor substrate, forming a device isolation layer to fill a space between the sacrificial islands, selectively removing the sacrificial islands to expose the semiconductor substrate below the sacrificial islands, and anisotropically etching the exposed semiconductor substrate using the device isolation layer as an etch mask to form a recessed channel region. The recessed channel region allows the channel width and channel length of a transistor to be increased, thereby reducing the occurrence of short channel effects and narrow channel effects in highly integrated semiconductor devices.Type: ApplicationFiled: July 3, 2007Publication date: May 29, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jun SEO, Jong-Heui SONG, Jae-Seung HWANG, Min-Chul CHAE, Woo-Jin CHO, Yun-Seung KANG, Young-Mi LEE
-
Publication number: 20080113515Abstract: A method of forming a semiconductor device is provided. The method includes preparing a semiconductor substrate to include a cell region and a peripheral region and forming a first mask layer on the semiconductor substrate. First hard mask patterns that are configured to expose the first mask layer are formed on the first mask layer in the cell region. A second mask layer that is configured to conformably cover the first hard mask patterns is formed. A second hard mask pattern is formed between the first hard mask patterns, wherein the second hard mask pattern is configured to contact a lateral surface of the second mask layer. The second mask layer interposed between the first hard mask patterns and the second hard mask pattern is removed. A plurality of trenches are etched in the semiconductor substrate of the cell region using the first hard mask patterns and the second hard mask pattern as a mask.Type: ApplicationFiled: October 18, 2007Publication date: May 15, 2008Inventors: Hyun-Chul Kim, Sung-Il Cho, Eun-Young Kang, Yong-Hyun Kwon, Jae-Seung Hwang
-
Publication number: 20070287287Abstract: Provided is a method of fabricating a semiconductor device having a contact hole with a high aspect-ratio. The method includes: sequentially forming a lower pattern and an upper layer on a semiconductor substrate; sequentially forming a lower mask layer and an upper mask layer on the upper layer; sequentially patterning the lower and upper mask layers to form a hole exposing a top surface of the upper layer on the lower pattern; using the upper mask layer as an etching mask to anisotropically etch the exposed top surface to form an upper contact hole exposing a top surface of the lower pattern; and using the lower mask layer as an etching mask to anisotropically etch the exposed lower pattern to form a lower contact hole in the lower pattern, the lower contact hole extending from the upper contact hole.Type: ApplicationFiled: June 7, 2007Publication date: December 13, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yun-Seung KANG, Jun SEO, Min-Chul CHAE, Jae-Seung HWANG, Sung-Un KWON, Woo-Jin CHO
-
Publication number: 20070210334Abstract: Example embodiments relate to a semiconductor memory device and a method of fabricating the same. Other example embodiments relate to a phase change memory device and a method of fabricating the same. There are provided a phase change memory device and a method of fabricating the same for improving or maximizing a production yield. The method comprises: after first removing a first hard mask layer used to form a contact pad electrically connected to a semiconductor substrate, forming a lower electrode to be electrically connected to the contact pad through a first contact hole in a first interlayer insulating layer formed on the contact pad and to have a thickness equal or similar to a thickness of the first interlayer insulating layer; and forming a phase change layer and an upper electrode on the lower electrode.Type: ApplicationFiled: January 26, 2007Publication date: September 13, 2007Inventors: Young-Soo Lim, Yong-Sun Ko, Hyuk-Jin Kwon, Jae-Seung Hwang
-
Publication number: 20070210348Abstract: Example embodiments relate to a phase-change memory device and methods of fabricating the same. A phase-change memory device may include a lower electrode on a semiconductor substrate, a phase-change material layer on the lower electrode, a contact plug between the lower electrode and the phase-change material layer, wherein a first area of the contact plug in contact with a top of the lower electrode is greater than a second area of the contact plug in contact with a bottom of the phase-change material layer and an upper electrode on the phase-change material layer.Type: ApplicationFiled: December 22, 2006Publication date: September 13, 2007Inventors: JongHeui Song, Yong-Sun Ko, Jun Seo, Gyeo-Re Lee, Jae-Seung Hwang
-
Publication number: 20070194294Abstract: In a phase change memory, an interlayer insulating layer is disposed on a substrate. A heater plug includes a lower portion disposed in a contact hole penetrating the interlayer insulating layer and an upper portion protruding upward over the top surface of the interlayer insulating layer. A phase change pattern is disposed on the interlayer insulating layer to cover the top surface and the side surface of the protruding portion of the heater plug. An insulating spacer is interposed between the phase change pattern and the side surface of the protruding portion of the heater plug. A capping electrode is disposed on the phase change pattern.Type: ApplicationFiled: February 21, 2007Publication date: August 23, 2007Inventors: Jong-Heui Song, Yong-Sun Ko, Jae-Seung Hwang, Jun Seo
-
Publication number: 20070166870Abstract: In one embodiment, a phase-changeable structure can be formed by forming a phase-changeable layer on the lower electrode, forming a conductive layer on the phase-changeable layer, etching the conductive layer using a first etching material to form an upper electrode and etching the phase-changeable layer using a second etching material to form a phase-changeable pattern. The first etching material can include a first component containing fluorine. The second etching material does not contain chlorine.Type: ApplicationFiled: January 17, 2007Publication date: July 19, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Soo LIM, Jae-Seung HWANG, Hyun-Chul KIM, Jun-Soo BAE
-
Publication number: 20070006451Abstract: Example embodiments of the present invention relate to a method of forming a metal wiring in a semiconductor device. Other example embodiments of the present invention relate to a method of forming a metal wiring in a semiconductor device without a generation of a bridge between adjacent metal wirings. In a method of forming a metal wiring in a semiconductor device, at least one metal layer and at least one barrier layer may be sequentially formed on a substrate. A metal blocking layer may be formed on the at least one barrier metal layer. A hard mask layer may be formed on the metal blocking layer. A hard mask pattern may be formed on the metal blocking layer by etching the hard mask layer without an exposure of the at least one barrier metal layer. A metal blocking layer pattern may be formed on the at least one barrier metal layer by etching the metal blocking layer using the hard mask pattern as an etching mask.Type: ApplicationFiled: June 27, 2006Publication date: January 11, 2007Inventors: Yong-Woo Lee, Jae-Seung Hwang, Dae-Hyun Jang
-
Publication number: 20070004140Abstract: In a method of manufacturing a non-volatile semiconductor memory device that includes a first region having a first gate structure and a second region having a second gate structure, the first gate structure may include a tunnel oxide layer pattern, a first conductive layer pattern, a dielectric layer pattern and a second conductive layer pattern. A first photoresist pattern may be formed on the second conductive layer pattern to form a source line which may be formed in a region of the first area by implanting impurities. A second photoresist pattern may be formed on a hard mask layer in the second region of the substrate to form a hard mask pattern on a third conductive layer. The second gate structure having substantially vertical sidewalls may be formed in the second area by etching the third conductive layer using the hard mask pattern.Type: ApplicationFiled: June 27, 2006Publication date: January 4, 2007Inventors: Dae-Hyun Jang, Jae-Seung Hwang, Dae-Youp Lee, Sung-Un Kwon
-
Publication number: 20060292795Abstract: In a method of manufacturing a flash memory device, an insulation layer pattern is formed on a substrate having cell and peripheral regions. Trenches formed in the substrate are converted into trench structures. A tunnel oxide layer is formed on the substrate. A space between the trench structures is filled with a first conductive layer. The trench structures are removed to form trench isolation structures and to convert the first conductive layer into a first conductive layer pattern. A dielectric layer is formed on the first conductive layer patterns and the trench isolation structures. An insulation layer is formed on the substrate in the peripheral region. A third conductive layer is formed on the second conductive layer, the insulation layer and the trench isolation layers. First and second gate structures are formed in the cell region and the peripheral region, respectively.Type: ApplicationFiled: June 9, 2006Publication date: December 28, 2006Inventors: Sung-Un Kwon, Yong-Sun Ko, Jae-Seung Hwang
-
Publication number: 20060286298Abstract: In a thin layer structure and a method of forming the same, a first preliminary insulation pattern is formed on a substrate and includes a first opening exposing the substrate. One or more preliminary seed patterns including single crystalline silicon are formed in the first opening. A second insulation layer is formed on the first preliminary insulation pattern and the one or more preliminary seed patterns. A second insulation pattern, a first insulation pattern and one or more seed patterns are formed by etching the first and second insulation layers and the one or more preliminary seed patterns. The second insulation pattern includes a second opening having a flat bottom portion. A single crystalline silicon pattern is formed in the second opening, wherein a central thickness of the single crystalline silicon pattern is substantially identical to a peripheral thickness thereof, thereby reducing or preventing a thinning defect in a semiconductor device.Type: ApplicationFiled: June 9, 2006Publication date: December 21, 2006Inventors: Jae-Kyu Ha, Jun Seo, Min-Chul Chae, Yong-Sun Ko, Young-Mi Lee, Jae-Seung Hwang
-
Patent number: 7001692Abstract: A method of forming a mask comprises forming a mask layer including nitrogen, forming a photoresist pattern on the mask layer and etching the mask layer using a mixes gas including a first gas adapted for etching the mask layer and a second gas for increasing selectivity of the photoresist pattern, thereby forming a hard mask. In this manner, selectivity of the photoresist is improved while a high etching ratio of the nitride layer is maintained when forming a hard mask.Type: GrantFiled: December 2, 2002Date of Patent: February 21, 2006Assignee: Samsung Electronics, Co., Ltd.Inventors: Sung-Un Kwean, Jae-Seung Hwang
-
Publication number: 20060030103Abstract: A semiconductor device includes a substrate having active regions and field regions. A tunnel dielectric layer pattern is formed on the active regions. A first gate pattern is formed on the tunnel dielectric layer pattern to partially expose the tunnel dielectric layer pattern. A dielectric layer pattern is formed on the first gate pattern, the tunnel dielectric layer pattern and the field regions. The dielectric layer pattern includes a first dielectric layer pattern that extends in a first direction and a second dielectric layer pattern that extends in a second direction substantially perpendicular to the first direction. The first dielectric layer pattern is formed on the first gate pattern and the tunnel dielectric layer pattern. The second dielectric layer pattern is formed on the first gate pattern and the field regions. A second gate pattern is formed on the second dielectric layer pattern.Type: ApplicationFiled: July 22, 2005Publication date: February 9, 2006Inventors: Sung-Un Kwon, Jae-Seung Hwang
-
Publication number: 20060017093Abstract: A semiconductor device, such as a flash memory device, includes an isolation region provided in a trench in a substrate and having a recess therein. The device also includes a tunnel oxide layer pattern on the substrate adjacent the isolation region, and a first gate electrode provided on the tunnel oxide layer pattern and extending onto a portion of the isolation region adjacent the recess. The device further includes a dielectric layer provided on the first gate electrode and a second gate electrode provided on the dielectric layer and extending into the recess in the isolation region. The first gate electrode may include a conductive layer pattern provided on the tunnel oxide layer pattern and a conductive spacer provided on a sidewall of the first conductive layer pattern adjacent the recess in the isolation region.Type: ApplicationFiled: June 20, 2005Publication date: January 26, 2006Inventors: Sung-Un Kwon, Jae-Seung Hwang