Patents by Inventor Jeffrey Peter Gambino
Jeffrey Peter Gambino has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200328271Abstract: Implementations of capacitors may include: a first electrode having a first side and a second side. The capacitor may also include a silicon nitride (SiN) layer including on the second side of the first electrode. An opening may be included in the silicon nitride layer. The capacitors may include a dielectric layer within the opening of the SiN layer. The dielectric layer may include a recess. The capacitor may also include a second electrode having a first side and a second side. The first side of the second electrode may be included within the recess of the dielectric layer.Type: ApplicationFiled: July 9, 2019Publication date: October 15, 2020Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, David T. PRICE, Akihiro HASEGAWA, Derryl ALLMAN, Sallie J. HOSE, Kenneth Andrew BATES, Gregory Frank PIATT
-
Patent number: 10748864Abstract: Implementations of a semiconductor package may include: a first wafer having a first surface and a first set of blade interconnects, the first set of blade interconnects extending from the first surface. The package may include a second wafer having a first surface and a second set of blade interconnects, the second set of blade interconnects extending from the first surface and oriented substantially perpendicularly to a direction of orientation of the first set of blade interconnects. The first set of blade interconnects may be hybrid bonded to the second set of blade interconnects at a plurality of points of intersection between the first and second set of blade interconnects. The plurality of points of intersection may be located along a length of each blade interconnect of the first set of blade interconnects, and along the length of each blade interconnect of the second set of blade interconnects.Type: GrantFiled: October 5, 2016Date of Patent: August 18, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Thomas Fairfax Long, Jeffrey Peter Gambino, Charles Alvah Hill
-
Publication number: 20190393257Abstract: Implementations of image sensor devices may include a through-silicon-via (TSV) formed in a backside of an image sensor device and extending through a material of a die to a metal landing pad. The metal landing pad may be within a contact layer. The devices may include a TSV edge seal ring surrounding a portion of the TSV in the contact layer and extending from a first surface of the contact layer into the contact layer to a depth coextensive with a depth of the TSV.Type: ApplicationFiled: June 21, 2018Publication date: December 26, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Rick Jerome, David T. Price
-
Publication number: 20190363124Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: ApplicationFiled: August 9, 2019Publication date: November 28, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Kyle THOMAS, David T. PRICE, Rusty WINZENREAD, Bruce GREENWOOD
-
Patent number: 10431614Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: GrantFiled: February 1, 2017Date of Patent: October 1, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Kyle Thomas, David T. Price, Rusty Winzenread, Bruce Greenwood
-
Patent number: 10403659Abstract: Implementations of image sensors may include a first die including an image sensor array and a first plurality of interconnects where the image sensor array includes a plurality of photodiodes and a plurality of transfer gates. The image sensor array may also include a second die including a second plurality of interconnects and a plurality of capacitors, each capacitor selected from the group consisting of deep trench capacitors, metal-insulator-metal (MIM) capacitors, polysilicon-insulator-polysilicon (PIP) capacitors, and 3D stacked capacitors. The first die may be coupled to the second die through the first plurality of interconnects and through the second plurality of interconnects. No more than eight photodiodes of the plurality of photodiodes of the first die may be electrically coupled with no more than four capacitors of the plurality of capacitors.Type: GrantFiled: August 29, 2018Date of Patent: September 3, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Angel Rodriguez, David T. Price, Jeffery Allen Neuls, Kenneth Andrew Bates, Rick Mauritzson
-
Publication number: 20190228908Abstract: Implementations of methods of forming capacitors may include depositing a first metal layer over a substrate, forming a photoresist layer over the first metal layer, patterning the photoresist layer, patterning the first metal layer using the pattern of the photoresist layer, depositing a dielectric layer over the first metal layer, and depositing a second metal layer over the dielectric layer to form a metal-insulator-metal capacitor.Type: ApplicationFiled: January 8, 2019Publication date: July 25, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Bruce GREENWOOD, Angel RODRIGUEZ
-
Publication number: 20190043903Abstract: Implementations of image sensors may include a first die including an image sensor array and a first plurality of interconnects where the image sensor array includes a plurality of photodiodes and a plurality of transfer gates. The image sensor array may also include a second die including a second plurality of interconnects and a plurality of capacitors, each capacitor selected from the group consisting of deep trench capacitors, metal-insulator-metal (MIM) capacitors, polysilicon-insulator-polysilicon (PIP) capacitors, and 3D stacked capacitors. The first die may be coupled to the second die through the first plurality of interconnects and through the second plurality of interconnects. No more than eight photodiodes of the plurality of photodiodes of the first die may be electrically coupled with no more than four capacitors of the plurality of capacitors.Type: ApplicationFiled: August 29, 2018Publication date: February 7, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Angel RODRIGUEZ, David T. PRICE, Jeffery Allen NEULS, Kenneth Andrew BATES, Rick MAURITZSON
-
Patent number: 10090342Abstract: Implementations of image sensors may include a first die including an image sensor array and a first plurality of interconnects where the image sensor array includes a plurality of photodiodes and a plurality of transfer gates. The image sensor array may also include a second die including a second plurality of interconnects and a plurality of capacitors, each capacitor selected from the group consisting of deep trench capacitors, metal-insulator-metal (MIM) capacitors, polysilicon-insulator-polysilicon (PIP) capacitors, and 3D stacked capacitors. The first die may be coupled to the second die through the first plurality of interconnects and through the second plurality of interconnects. No more than eight photodiodes of the plurality of photodiodes of the first die may be electrically coupled with no more than four capacitors of the plurality of capacitors.Type: GrantFiled: August 1, 2017Date of Patent: October 2, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter Gambino, Angel Rodriguez, David T. Price, Jeffery Allen Neuls, Kenneth Andrew Bates, Rick Mauritzson
-
Publication number: 20180219038Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.Type: ApplicationFiled: February 1, 2017Publication date: August 2, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jeffrey Peter GAMBINO, Kyle THOMAS, David T. PRICE, Rusty WINZENREAD, Bruce GREENWOOD
-
Publication number: 20180096988Abstract: Implementations of a semiconductor package may include: a first wafer having a first surface and a first set of blade interconnects, the first set of blade interconnects extending from the first surface. The package may include a second wafer having a first surface and a second set of blade interconnects, the second set of blade interconnects extending from the first surface and oriented substantially perpendicularly to a direction of orientation of the first set of blade interconnects. The first set of blade interconnects may be hybrid bonded to the second set of blade interconnects at a plurality of points of intersection between the first and second set of blade interconnects. The plurality of points of intersection may be located along a length of each blade interconnect of the first set of blade interconnects, and along the length of each blade interconnect of the second set of blade interconnects.Type: ApplicationFiled: October 5, 2016Publication date: April 5, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Thomas Fairfax LONG, Jeffrey Peter GAMBINO, Charles Alvah HILL
-
Patent number: 8819933Abstract: A method for forming an electrical structure. The electrical structure comprises an interconnect structure and a substrate. The substrate comprises an electrically conductive pad and a plurality of wire traces electrically connected to the electrically conductive pad. The electrically conductive pad is electrically and mechanically connected to the interconnect structure. The plurality of wire traces comprises a first wire trace, a second wire trace, a third wire trace, and a fourth wire trace. The first wire trace and second wire trace are each electrically connected to a first side of the electrically conductive pad. The third wire trace is electrically connected to a second side of the electrically conductive pad. The fourth wire trace is electrically connected to a third side of said first electrically conductive pad. The plurality of wire traces are configured to distribute a current.Type: GrantFiled: December 1, 2010Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Timothy Harrison Daubenspeck, Jeffrey Peter Gambino, Christopher David Muzzy, Wolfgang Sauter
-
Patent number: 8647913Abstract: A solid state image sensor, a method for fabricating the solid state image sensor and a design structure for fabricating the solid state image sensor structure include a substrate that in turn includes a photosensitive region. Also included within solid state image sensor is a non-planar reflector layer located over a side of the photosensitive region and the substrate opposite an incoming radiation side of the photosensitive region and the substrate. The non-planar reflector layer is shaped and positioned to reflect uncaptured incident radiation back into the photosensitive region while avoiding optical cross-talk with an additional photosensitive region laterally separated within the substrate.Type: GrantFiled: September 13, 2012Date of Patent: February 11, 2014Assignee: International Business Machines CorporationInventors: James William Adkisson, Jeffrey Peter Gambino, Robert Kenneth Leidy, John J. Ellis-Monaghan
-
Patent number: 8471306Abstract: A double-sided integrated circuit chips, methods of fabricating the double-sided integrated circuit chips and design structures for double-sided integrated circuit chips. The method includes removing the backside silicon from two silicon-on-insulator wafers having devices fabricated therein and bonding them back to back utilizing the buried oxide layers. Contacts are then formed in the upper wafer to devices in the lower wafer and wiring levels are formed on the upper wafer. The lower wafer may include wiring levels. The lower wafer may include landing pads for the contacts. Contacts to the silicon layer of the lower wafer may be silicided.Type: GrantFiled: July 28, 2011Date of Patent: June 25, 2013Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Timothy Dalton, Jeffrey Peter Gambino, Mark David Jaffe, Paul David Kartschoke, Stephen Ellinwood Luce, Anthony Kendall Stamper
-
Patent number: 8421126Abstract: Semiconductor structures. The semiconductor structures include two silicon-on-insulator wafers having devices fabricated therein and bonding them back to back utilizing the buried oxide layers or bonding them back to back utilizing an inter-substrate dielectric layer and a bonding layer between the buried oxide layers. The structures include contacts formed in the upper wafer to devices in the lower wafer and wiring levels formed on the upper wafer. The lower wafer may include wiring levels. The lower wafer may include landing pads for the contacts. Contacts to the silicon layer of the lower wafer may be silicided.Type: GrantFiled: June 20, 2011Date of Patent: April 16, 2013Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Timothy Dalton, Jeffrey Peter Gambino, Mark David Jaffe, Paul David Kartschoke, Stephen Ellinwood Luce, Anthony Kendall Stamper
-
Patent number: 8361598Abstract: An electrical structure and method of forming. The electrical structure includes a first substrate, a first dielectric layer, an underfill layer, a first solder structure, and a second substrate. The first dielectric layer is formed over a top surface of the first substrate. The first dielectric layer includes a first opening extending through a top surface and a bottom surface of said first dielectric layer. The first solder structure is formed within the first opening and over a portion of the top surface of said first dielectric layer. The second substrate is formed over and in contact with the underfill layer.Type: GrantFiled: January 6, 2011Date of Patent: January 29, 2013Assignee: International Business Machines CorporationInventors: Timothy Harrison Daubenspeck, Jeffrey Peter Gambino, Christopher David Muzzy, Wolfgang Sauter
-
Publication number: 20130001727Abstract: A solid state image sensor, a method for fabricating the solid state image sensor and a design structure for fabricating the solid state image sensor structure include a substrate that in turn includes a photosensitive region. Also included within solid state image sensor is a non-planar reflector layer located over a side of the photosensitive region and the substrate opposite an incoming radiation side of the photosensitive region and the substrate. The non-planar reflector layer is shaped and positioned to reflect uncaptured incident radiation back into the photosensitive region while avoiding optical cross-talk with an additional photosensitive region laterally separated within the substrate.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James William Adkisson, Jeffrey Peter Gambino, Robert Kenneth Leidy, John J. Ellis-Monaghan
-
Patent number: 8299554Abstract: A solid state image sensor, a method for fabricating the solid state image sensor and a design structure for fabricating the solid state image sensor structure include a substrate that in turn includes a photosensitive region. Also included within solid state image sensor is a non-planar reflector layer located over a side of the photosensitive region and the substrate opposite an incoming radiation side of the photosensitive region and the substrate. The non-planar reflector layer is shaped and positioned to reflect uncaptured incident radiation back into the photosensitive region while avoiding optical cross-talk with an additional photosensitive region laterally separated within the substrate.Type: GrantFiled: August 31, 2009Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: James William Adkisson, Jeffrey Peter Gambino, Robert Kenneth Leidy, John J. Ellis-Monaghan
-
Patent number: 8238032Abstract: A variable focal point lens includes a transparent tank, which comprises a transparent enclosure containing a transparent flexible membrane separating the inner volume of the transparent tank into an upper tank portion and a lower tank portion. The upper tank portion and the lower tank portion contain liquids having different indices of refraction. The transparent flexible membrane is electrostatically displaced to change the thicknesses of the first tank portion and the second tank portion in the path of the light, thereby shifting the focal point of the lens axially and/or laterally. The electrostatic displacement of the membrane may be effected by a fixed charge in the membrane and an array of enclosure-side conductive structures on the transparent enclosure, or an array of membrane-side conductive structures on the transparent membrane and an array of enclosure-side conductive structures.Type: GrantFiled: February 19, 2010Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: John Joseph Ellis-Monaghan, Jeffrey Peter Gambino, Kirk David Peterson, Jed Hickory Rankin
-
Patent number: 8236683Abstract: A microelectronic structure includes a dielectric layer located over a substrate. The dielectric layer is separated from a copper containing conductor layer by an oxidation barrier layer. The microelectronic structure also includes a manganese oxide layer located aligned upon a portion of the copper containing conductor layer not adjoining the oxidation barrier layer. A method for fabricating the microelectronic structure includes sequentially forming and sequentially planarizing within an aperture within a dielectric layer an oxidation barrier layer, a manganese containing layer (or alternatively a mobile and oxidizable material layer) and finally, a planarized copper containing conductor layer (or alternatively a base material layer comprising a material less mobile and oxidizable than the mobile and oxidizable material layer) to completely fill the aperture.Type: GrantFiled: January 28, 2011Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Jeffrey Peter Gambino, Stephen Ellinwood Luce