Patents by Inventor Jeong-hoon Ahn
Jeong-hoon Ahn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961882Abstract: A semiconductor device includes a semiconductor substrate including a connection region, a pair of epitaxial patterns provided at the semiconductor substrate, a capacitor disposed between the pair of epitaxial patterns, a middle connection layer on the capacitor, an interconnection layer on the middle connection layer, and a through-via provided under the interconnection layer and penetrating the connection region of the semiconductor substrate. The capacitor includes an upper portion of the semiconductor substrate between the pair of epitaxial patterns, a metal electrode on the upper portion of the semiconductor substrate, and a dielectric pattern disposed between the upper portion of the semiconductor substrate and the metal electrode. The through-via is connected to the capacitor through the interconnection layer and the middle connection layer.Type: GrantFiled: September 13, 2021Date of Patent: April 16, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Shaofeng Ding, Jeong Hoon Ahn, Yun Ki Choi
-
Publication number: 20240105556Abstract: A semiconductor device includes a substrate provided with an integrated circuit and a contact, an interlayer dielectric layer covering the integrated circuit and the contact, a through electrode penetrating the substrate and the interlayer dielectric layer, a first intermetal dielectric layer on the interlayer dielectric layer, and first and second wiring patterns in the first intermetal dielectric layer. The first wiring pattern includes a first conductive pattern on the through electrode, and a first via penetrating the first intermetal dielectric layer and connecting the first conductive pattern to the through electrode. The second wiring pattern includes a second conductive pattern on the contact, and a second via penetrating the first intermetal dielectric layer and connecting the second conductive pattern to the contact. A first width in a first direction of the first via is greater than a second width in the first direction of the second via.Type: ApplicationFiled: December 5, 2023Publication date: March 28, 2024Inventors: SHAOFENG DING, JEONG HOON AHN, YUN KI CHOI
-
Publication number: 20240099074Abstract: A display device includes a first display substrate including a light emitting element which emits light of a first color or light of a second color different from the first color, a second display substrate including in order toward the first display substrate, a layer including both a bank layer defining an opening and a wavelength control pattern in the opening, a capping layer covering the wavelength control pattern and the bank layer, and a color absorbing layer which corresponds to the bank layer and blocks the light of the first color and the light of the second color. The capping layer includes a first area corresponding to the color absorbing layer, the bank layer includes a second area corresponding to the color absorbing layer, and the first area of the capping layer is between the color absorbing layer and the second area of the bank layer.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Inventors: Jeong Ki KIM, Won Ji GU, Jong Hoon KIM, Jea Heon AHN, Ji Seong YANG, Hwa Yeul OH
-
Patent number: 11917907Abstract: The present disclosure relates to an organic electroluminescent device. The organic electroluminescent device of the present disclosure shows high luminous efficiency and good lifespan by comprising a specific combination of the plural kinds of host compounds and a specific hole transport compound.Type: GrantFiled: November 22, 2021Date of Patent: February 27, 2024Assignee: Rohm and Haas Electronic Materials Korea Ltd.Inventors: Kyoung-Jin Park, Tae-Jin Lee, Jae-Hoon Shim, Yoo Jin Doh, Hee-Choon Ahn, Young-Kwang Kim, Doo-Hyeon Moon, Jeong-Eun Yang, Su-Hyun Lee, Chi-Sik Kim, Ji-Song Jun
-
Patent number: 11876038Abstract: A semiconductor device includes a substrate provided with an integrated circuit and a contact, an interlayer dielectric layer covering the integrated circuit and the contact, a through electrode penetrating the substrate and the interlayer dielectric layer, a first intermetal dielectric layer on the interlayer dielectric layer, and first and second wiring patterns in the first intermetal dielectric layer. The first wiring pattern includes a first conductive pattern on the through electrode, and a first via penetrating the first intermetal dielectric layer and connecting the first conductive pattern to the through electrode. The second wiring pattern includes a second conductive pattern on the contact, and a second via penetrating the first intermetal dielectric layer and connecting the second conductive pattern to the contact. A first width in a first direction of the first via is greater than a second width in the first direction of the second via.Type: GrantFiled: September 8, 2021Date of Patent: January 16, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Shaofeng Ding, Jeong Hoon Ahn, Yun Ki Choi
-
Patent number: 11871553Abstract: A semiconductor device includes a substrate including a logic cell region and a connection region, a dummy transistor on the connection region, an intermediate connection layer on the dummy transistor, the intermediate connection layer including a connection pattern electrically connected to the dummy transistor, a first metal layer on the intermediate connection layer, an etch stop layer between the intermediate connection layer and the first metal layer, the etch stop layer covering a top surface of the connection pattern, and a penetration contact extended from the first metal layer toward a bottom surface of the substrate penetrating the connection region.Type: GrantFiled: September 14, 2021Date of Patent: January 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Shaofeng Ding, Jeong Hoon Ahn, Yun Ki Choi
-
Publication number: 20230395541Abstract: Disclosed are semiconductor devices and methods of fabricating the same. The semiconductor device includes a first dielectric layer including a first pad, a second dielectric layer on the first dielectric layer, a through electrode that penetrates the second dielectric layer and is electrically connected to the first pad, an upper passivation layer on the second dielectric layer, a second pad on the upper passivation layer, and an upper barrier layer between the upper passivation layer and the second pad. The first pad and the through electrode include a first material. The second pad includes a second material that is different from the first material of the first pad and the through electrode. The second pad includes a first part on the upper passivation layer, and a second part that extends from the first part into the upper passivation layer and is connected to the through electrode.Type: ApplicationFiled: August 10, 2023Publication date: December 7, 2023Inventors: Jinho Park, Chin Kim, Yongseung Bang, Jiyeon Baek, Jeong Hoon Ahn
-
Patent number: 11804459Abstract: Disclosed are semiconductor devices and methods of fabricating the same. The semiconductor device includes a first dielectric layer including a first pad, a second dielectric layer on the first dielectric layer, a through electrode that penetrates the second dielectric layer and is electrically connected to the first pad, an upper passivation layer on the second dielectric layer, a second pad on the upper passivation layer, and an upper barrier layer between the upper passivation layer and the second pad. The first pad and the through electrode include a first material. The second pad includes a second material that is different from the first material of the first pad and the through electrode. The second pad includes a first part on the upper passivation layer, and a second part that extends from the first part into the upper passivation layer and is connected to the through electrode.Type: GrantFiled: September 2, 2020Date of Patent: October 31, 2023Inventors: Jinho Park, Chin Kim, Yongseung Bang, Jiyeon Baek, Jeong Hoon Ahn
-
Patent number: 11798883Abstract: A semiconductor device includes an integrated circuit (IC) and an interlayer dielectric layer on the substrate, a contact through the interlayer dielectric layer and electrically connected to the IC, a wiring layer on the interlayer dielectric layer with a wiring line electrically connected to the contact, a first passivation layer on the wiring layer, first and second pads on the first passivation layer, and a through electrode through the substrate, the interlayer dielectric layer, the wiring layer, and the first passivation layer to connect to the first pad. The first pad includes a first head part on the first passivation layer, and a protruding part that extends into the first passivation layer from the first head part, the protruding part surrounding a lateral surface of the through electrode in the first passivation layer, and the second pad is connected to the IC through the wiring line and the contact.Type: GrantFiled: November 16, 2021Date of Patent: October 24, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Shaofeng Ding, Jeong Hoon Ahn, Yun Ki Choi
-
Patent number: 11791267Abstract: A semiconductor device includes a substrate, a first electrode including a first hole, a first dielectric layer on an upper surface of the first electrode and on an inner surface of the first hole, a second electrode on the first dielectric layer, a second dielectric layer on the second electrode, a third electrode on the second dielectric layer and including a second hole, and a first contact plug extending through the second electrode and the second dielectric layer and extending through the first hole and the second hole. A sidewall of the first contact plug is isolated from direct contact with the sidewall of the first hole and a sidewall of the second hole, and has a step portion located adjacent to an upper surface of the second electrode.Type: GrantFiled: June 7, 2021Date of Patent: October 17, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jinho Park, Shaofeng Ding, Yongseung Bang, Jeong Hoon Ahn
-
Publication number: 20230317596Abstract: A semiconductor device includes a substrate including a first surface and a second surface opposite to the first surface; an active pattern extending in a first direction on the first surface of the substrate; a first source/drain contact including a first portion connected to a source/drain region of the active pattern, and a second portion extending from the first portion in the first direction or in a second direction intersecting the first direction; a power rail providing a voltage on the second surface of the substrate; a through electrode connected to the power rail and penetrating the substrate; and a landing pad connecting the through electrode and the second portion of the source/drain contact.Type: ApplicationFiled: February 8, 2023Publication date: October 5, 2023Inventors: Ji Hyung KIM, Jae Hee OH, Je Gwan HWANG, Jeong Hoon AHN
-
Publication number: 20230317539Abstract: A semiconductor package includes a circuit board, an interposer structure on the circuit board, a first semiconductor chip and a second semiconductor chip on the interposer structure, the first and the second semiconductor chips electrically connected to the interposer structure and spaced apart from each other, and a mold layer between the first and second semiconductor chips, the mold layer separating the first and second semiconductor chips. A slope of a side wall of the mold layer is constant as the side wall extends away from an upper side of the interposer structure, and an angle defined by a bottom side of the mold layer and the side wall of the mold layer is less than or equal to ninety degrees.Type: ApplicationFiled: November 15, 2022Publication date: October 5, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Bo In NOH, Jeong Hoon AHN, Yun Ki CHOI
-
Publication number: 20230260893Abstract: A semiconductor device includes a semiconductor substrate having a first surface and a second surface opposite to the first surface; a transistor provided on the first surface of the semiconductor substrate; a power rail provided on the first surface of the semiconductor substrate and electrically connected to the transistor; first and second lower interconnection lines provided on the second surface of the semiconductor substrate and spaced apart from each other in a first direction perpendicular to the second surface of the semiconductor substrate; a penetration via penetrating the semiconductor substrate and connecting a corresponding one of the first and second lower interconnection lines to the power rail; and a capacitor provided between and electrically connected to the first and second lower interconnection lines.Type: ApplicationFiled: October 27, 2022Publication date: August 17, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: JIHYUNG KIM, JAEHEE OH, JEGWAN HWANG, SHAOFENG DING, WON JI PARK, JEONG HOON AHN, YUN KI CHOI
-
Patent number: 11728311Abstract: A semiconductor device includes an interposer substrate and at least one die mounted on the interposer substrate. The interposer substrate includes a semiconductor substrate having a first surface and a second surface opposite to the first surface, an interlayer insulating layer on the first surface of the semiconductor substrate, a capacitor in a hole penetrating the interlayer insulating layer, an interconnection layer on the interlayer insulating layer, and a through-via extending from the interconnection layer toward the second surface of the semiconductor substrate in a vertical direction that is perpendicular to the first surface of the semiconductor substrate. The capacitor includes a sequential stack of a first electrode, a first dielectric layer, a second electrode, a second dielectric layer and a third electrode. A bottom of the hole is distal from the second surface of the semiconductor substrate in relation to the first surface of the semiconductor substrate.Type: GrantFiled: March 1, 2021Date of Patent: August 15, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Shaofeng Ding, Jeong Hoon Ahn, Yun Ki Choi
-
Publication number: 20230230944Abstract: A semiconductor package includes a second semiconductor chip disposed on a first semiconductor chip. The first semiconductor chip includes a first semiconductor substrate, a through via, and a lower pad disposed on the through via. The lower pad includes a first segment and a second segment connected thereto. The first segment overlaps the through via. The second segment is disposed on an edge region of the first segment. The second segment has an annular shape. The second semiconductor chip includes a second semiconductor substrate, an upper pad disposed on a bottom surface of the second semiconductor substrate, and a connection terminal disposed between the upper and lower pads. The second segment at least partially surrounds a lateral surface of the upper pad. A level of a top surface of the second segment is higher than that of an uppermost portion of the connection terminal.Type: ApplicationFiled: October 4, 2022Publication date: July 20, 2023Inventors: Boin NOH, Jeong Hoon AHN, Yun Ki CHOI
-
Publication number: 20230170289Abstract: An interposer structure includes an interposer substrate, an interlayer insulating layer on an upper surface of the interposer substrate, a capacitor structure inside the interlayer insulating layer, a first via which penetrates the interlayer insulating layer in a vertical direction, the first via being connected to the capacitor structure, an insulating layer on the interlayer insulating layer, a second via which penetrates the insulating layer in the vertical direction, the second via being connected to the first via, and a through via which completely penetrates each of the interposer substrate, the interlayer insulating layer, and the insulating layer in the vertical direction, an upper surface of the through via being coplanar with an upper surface of the second via.Type: ApplicationFiled: July 8, 2022Publication date: June 1, 2023Inventors: Woo Seong JANG, Won Ji PARK, Jeong Hoon AHN, Jae Hee OH, Ji Hyung KIM, Shaofeng DING, Seok Jun HONG, Je Gwan HWANG
-
Publication number: 20230154894Abstract: A three-dimensional integrated circuit structure including: a first die including a first power delivery network, a first substrate, a first device layer, and a first metal layer; a second die on the first die, the second die including a second power delivery network, a second substrate, a second device layer, and a second metal layer; a first through electrode extending from the first power delivery network to a top surface of the first metal layer; and a first bump on the first through electrode, the second power delivery network including: lower lines to transfer power to the second device layer; and a pad connected to a lowermost one of the lower lines, the first bump is interposed between and connects the first through electrode and the pad, and the first power delivery network is connected to the second power delivery network through the first bump and the first through electrode.Type: ApplicationFiled: July 12, 2022Publication date: May 18, 2023Inventors: Jegwan HWANG, Jihyung KIM, Jeong Hoon AHN, Jaehee OH, Shaofeng DING, Won Ji PARK, WooSeong JANG, Seokjun HONG
-
Publication number: 20230131382Abstract: Disclosed is a three-dimensional integrated circuit structure including an active device die and a capacitor die stacked on the logic die. The active device die includes: a first substrate including a front side and a back side that are opposite to each other; a power delivery network on the back side of the first substrate; a device layer on the front side of the first substrate; a first wiring layer on the device layer; and a through contact that vertically extends from the power delivery network to the first wiring layer.Type: ApplicationFiled: June 17, 2022Publication date: April 27, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Shaofeng DING, Jihyung KIM, Won Ji PARK, Jeong Hoon AHN, Jaehee OH, Yun Ki CHOI
-
Publication number: 20230099844Abstract: Provided is a semiconductor package including a first chip substrate including a first surface and a second surface, a through via passing through the first chip substrate, an upper passivation layer including a trench on the second surface of the first chip substrate, the trench exposing at least a portion of the second surface of the first chip substrate, an upper pad electrically connected with the through via on the trench, a second chip substrate including a third surface and a fourth surface, a lower pad electrically connected to the second chip substrate on the third surface of the second chip substrate, and a connection bump electrically connecting the upper pad with the lower pad and contacting the lower pad, wherein a width of the connection bump increases as the connection bump becomes farther away from the first surface of the first chip substrate.Type: ApplicationFiled: June 2, 2022Publication date: March 30, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong Ho KIM, Woo Jin JANG, Jeong Hoon AHN, Yun Ki CHOI
-
Publication number: 20230034654Abstract: A semiconductor package is provided. The semiconductor package includes: a first stack including a first semiconductor substrate; a through via that penetrates the first semiconductor substrate in a first direction; a second stack that includes a second face facing a first face of the first stack, on the first stack; a first pad that is in contact with the through via, on the first face of the first stack; a second pad including a concave inner side face that defines an insertion recess, the second pad located on the second face of the second stack; and a bump that connects the first pad and the second pad, wherein the bump includes a first upper bump on the first pad, and a first lower bump between the first upper bump and the first pad.Type: ApplicationFiled: March 23, 2022Publication date: February 2, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong Ho KIM, Bo In NOH, Jeong Hoon AHN