Patents by Inventor Jeong-hoon Ahn
Jeong-hoon Ahn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160379891Abstract: In a method of forming a wiring structure, a first mask having a first opening including a first portion extending in a second direction and a second portion extending in a first direction is formed. A second mask including a second opening overlapping the first portion of the first opening and third openings each overlapping the second portion of the first opening is designed. The second mask is fabricated to include a fourth opening by enlarging the second opening. The fourth opening overlaps a boundary between the first and second portions of the first opening. An insulating interlayer is etched using the first and second masks to form first and second via holes corresponding to the fourth and third openings, and a trench corresponding to the first opening. First and second vias and a wiring are formed to fill the first and second via holes and the trench.Type: ApplicationFiled: June 21, 2016Publication date: December 29, 2016Applicant: Samsung Electronics Co., Ltd.Inventors: JIN-HYEUNG PARK, Yeon-Joo Kim, In-Hwan Kim, Jun-Jung Kim, Kyoung-Pil Park, Jeong-Hoon Ahn, Sang-Chul Lee, Joon-Nyung Lee, Hyo-Seon Lee
-
Publication number: 20160343660Abstract: A wiring structure includes a substrate, a lower insulation layer on the substrate, a lower wiring in the lower insulation layer, a first etch-stop layer covering the lower wiring and including a metallic dielectric material, a second etch-stop layer on the first etch-stop layer and the lower insulation layer, an insulating interlayer on the second etch-stop layer, and a conductive pattern extending through the insulating interlayer, the second etch-stop layer and the first etch-stop layer and electrically connected to the lower wiring.Type: ApplicationFiled: March 17, 2016Publication date: November 24, 2016Inventors: Jun-Jung KIM, Young-Bae KIM, Jong-Sam KIM, Jin-Hyeung PARK, Jeong-Hoon AHN, Hyeok-Sang OH, Kyoung-Woo LEE, Hyo-Seon LEE, Suk-Hee JANG
-
Publication number: 20160343708Abstract: A semiconductor device may include a substrate, a plurality of first contact plugs, a first via and a power rail. The substrate may include first and second cell regions and a power rail region. The first and second cell regions may be disposed in a second direction, and the power rail region may be disposed between the first and second regions. The plurality of first contact plugs may be formed on the power rail region of the substrate, and may be spaced apart from each other by a first distance in a first direction crossing the second direction. The first via may commonly contact top surfaces of the first contact plugs. The power rail may be formed on the first via. The power rail may provide a voltage for the first and second cell regions through the first via and the first contact plugs.Type: ApplicationFiled: February 19, 2016Publication date: November 24, 2016Inventors: Jungil PARK, Jeong-Hoon AHN, Junjung KIM, Chul-Yong PARK
-
Publication number: 20160240475Abstract: Semiconductor devices may include an internal circuit, a sealing region surrounding the internal circuit, and a decoupling capacitor region in the sealing region. The decoupling capacitor region may include decoupling capacitors. Each of the decoupling capacitors may include a first capacitor metal wiring pattern connected to a high power supply line, a second capacitor metal wiring pattern spaced apart from the first capacitor metal wiring pattern and connected to a low power supply line, and a dielectric pattern between the first capacitor metal wiring pattern and the second capacitor metal wiring pattern.Type: ApplicationFiled: February 10, 2016Publication date: August 18, 2016Inventors: Chul-yong PARK, Jeong-hoon AHN
-
Patent number: 9087803Abstract: Methods of fabricating integrated circuit devices utilize fuse elements to support sequential testing of vertically-integrated test elements during fabrication. These methods include forming a first test element, a first fuse and a first test pad electrically connected by the first fuse to the first test element, on a substrate. The first test element is tested by passing a first current between the first test element and first test pad and through the first fuse. The first fuse is then “cut” by increasing an impedance of the first fuse, which may include breaking the first fuse to create an electrical “open” (infinite impedance) or greatly increasing a resistance of the first fuse (e.g., by narrowing the fuse through electromigration). A second test element and a second test pad, which is electrically connected to the second test element and the first test pad, are then formed on the substrate.Type: GrantFiled: November 18, 2011Date of Patent: July 21, 2015Assignees: Samsung Electronics Co., Ltd., International Business Machines CorporationInventors: Jeong-Hoon Ahn, Hyun-Min Choi, Oluwafemi O. Ogunsola
-
Publication number: 20140129185Abstract: There are disclosed an apparatus of assembling a 3D model including a key input unit configured to generate a variety of key inputs for 3D model assembling or key data based on touch input on a screen; a control unit configured to drive an application to implement 3D model assembling based on the key input from the key input unit; a 3D model unit configured to provide a menu screen for 3D model assembling, when driven by the control unit, to display a screen of parts for a 3D model selected as an assembling object based on the touch or key input on the menu screen and to assemble parts selected from the part screen gradually to finish the 3D model; and a display unit configured to display gradual screens based on the 3D model assembling performed by the 3D model unit.Type: ApplicationFiled: December 7, 2011Publication date: May 8, 2014Applicant: SEMS GAMES CO., LTD.Inventors: Han Sik Ahn, Jeong Hoon Ahn, Je Young Hong, Jin Seung Jo
-
Publication number: 20130130415Abstract: Methods of fabricating integrated circuit devices utilize fuse elements to support sequential testing of vertically-integrated test elements during fabrication. These methods include forming a first test element, a first fuse and a first test pad electrically connected by the first fuse to the first test element, on a substrate. The first test element is tested by passing a first current between the first test element and first test pad and through the first fuse. The first fuse is then “cut” by increasing an impedance of the first fuse, which may include breaking the first fuse to create an electrical “open” (infinite impedance) or greatly increasing a resistance of the first fuse (e.g., by narrowing the fuse through electromigration). A second test element and a second test pad, which is electrically connected to the second test element and the first test pad, are then formed on the substrate.Type: ApplicationFiled: November 18, 2011Publication date: May 23, 2013Inventors: Jeong-Hoon AHN, Hyun-Min Choi, Oluwafemi O. Ogunsola
-
Patent number: 8013455Abstract: A semiconductor device having pads is provided. The semiconductor device includes first pads formed along a first row, and second pads formed along a second row. The first via contact portions extending from the first pads toward the second row, and second via contact portions extending from the second pads toward the first row. The first and second via contact portions are arranged along a third row between the first and second rows.Type: GrantFiled: August 22, 2007Date of Patent: September 6, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Hoon Ahn, Heon-Jong Shin, Sung-Hoon Lee
-
Patent number: 7560332Abstract: Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.Type: GrantFiled: April 10, 2007Date of Patent: July 14, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-Woo Lee, Wan-Jae Park, Jeong-Hoon Ahn, Kyung-Tae Lee, Mu-Kyeng Jung, Yong-Jun Lee, Il-Goo Kim, Soo-Geun Lee
-
Patent number: 7417302Abstract: In a method of manufacturing a semiconductor device, a first insulation layer on the substrate is patterned to form a first opening having a first width. A lower electrode is formed along an inner contour of the first opening. A second insulation layer on the first insulation layer is patterned to form a second opening that has a second width greater than the first width and is connected to the first opening with a stepped portion. A dielectric layer is formed on the lower electrode in the first opening, a sidewall of the second opening and a first stepped portion between the first insulation layer and the second insulation layer, so that the electrode layer is covered with the dielectric layer. An upper electrode is formed on the dielectric layer. Accordingly, a leakage current between the lower and upper electrodes is suppressed.Type: GrantFiled: July 5, 2005Date of Patent: August 26, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-Woo Lee, Hong-Jae Shin, Jeong-Hoon Ahn, Seung-Man Choi, Byung-Jun Oh, Yoon-Hae Kim
-
Publication number: 20080142927Abstract: Scribe-line structures and methods of forming such scribe-line structures on a face of a semiconductor substrate are provided. By means of the scribe-line structures and the methods of this invention, physical shock and cracking tendencies along a semiconductor substrate can be minimized during performance of a cutting process on the semiconductor substrate as part of post-fabrication processing. A representative method according to this invention comprises the sequential steps of: forming a lower layer on a semiconductor substrate; forming a molding layer on the lower layer such that the molding layer includes at least one protective contact hole; subsequently forming a dielectric layer and an upper layer on the molding layer so as to fill the protective contact hole, such dielectric layer being formed of a material having a greater mechanical intensity than that of the molding layer; and then forming protective layer patterns on the upper layer.Type: ApplicationFiled: February 21, 2008Publication date: June 19, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong-Hoon Ahn, Heon-Jong Shin
-
Patent number: 7358155Abstract: Scribe-line structures and methods of forming such scribe-line structures on a face of a semiconductor substrate are provided. By means of the scribe-line structures and the methods of this invention, physical shock and cracking tendencies along a semiconductor substrate can be minimized during performance of a cutting process on the semiconductor substrate as part of post-fabrication processing. A representative method according to this invention comprises the sequential steps of: forming a lower layer on a semiconductor substrate; forming a molding layer on the lower layer such that the molding layer includes at least one protective contact hole; subsequently forming a dielectric layer and an upper layer on the molding layer so as to fill the protective contact hole, such dielectric layer being formed of a material having a greater mechanical intensity than that of the molding layer; and then forming protective layer patterns on the upper layer.Type: GrantFiled: January 19, 2006Date of Patent: April 15, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Hoon Ahn, Heon-Jong Shin
-
Patent number: 7351653Abstract: Disclosed are methods for carrying out a damascene process in semiconductor fabrication including the steps of: forming an intermetal dielectric film on a semiconductor substrate; patterning the intermetal dielectric film and forming an intermetal dielectric pattern comprising at least two layers of different chemical compositions that includes at least an opening penetrating the intermetal dielectric film; forming a conductive film to fill the opening on the intermetal dielectric pattern; and etching the conductive film by means of a chemical/mechanical polishing operation until exposing an upper face of the intermetal dielectric pattern and the top of the filled opening so as to form a conductive pattern. An etching process is then performed to selectively remove an upper portion of the intermetal dielectric pattern.Type: GrantFiled: August 3, 2006Date of Patent: April 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Hoon Ahn, Kyung-Tae Lee, Yoon-Hae Kim
-
Publication number: 20080048339Abstract: Example embodiments may provide metal line structures, and example methods may include forming the same. Example embodiment metal line structures may include a first metal line on a substrate, a first barrier metal layer on sidewalls and a lower surface of the first metal line, a first insulating layer covering the first metal line, a second metal line on the first insulating layer, a contact plug passing through the first insulating layer to electrically connect the first metal line and the second metal line, and a second barrier metal layer on sidewalls and a lower surface of the contact plug and the second metal line. The first barrier metal layer and the second barrier metal layer may contact each other.Type: ApplicationFiled: August 21, 2007Publication date: February 28, 2008Inventors: Jeong-Hoon Ahn, Heon-Jong Shin
-
Publication number: 20070184610Abstract: Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.Type: ApplicationFiled: April 10, 2007Publication date: August 9, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoung-woo Lee, Wan-jae Park, Jeong-hoon Ahn, Kyung-tae Lee, Mu-kyeng Jung, Yong-jun Lee, Il-goo Kim, Soo-geun Lee
-
Patent number: 7229875Abstract: Embodiments of the invention include a MIM capacitor having a high capacitance with improved manufacturability. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.Type: GrantFiled: October 16, 2003Date of Patent: June 12, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Wan-jae Park, Jeong-hoon Ahn, Kyung-tae Lee, Mu-kyeng Jung, Yong-jun Lee, Il-goo Kim, Soo-geun Lee
-
Publication number: 20070072319Abstract: Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.Type: ApplicationFiled: November 13, 2006Publication date: March 29, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong-Hoon AHN, Kyungtae LEE, Mu-Kyung JUNG, Yong-Jun LEE
-
Publication number: 20070037383Abstract: Disclosed are methods for carrying out a damascene process in semiconductor fabrication including the steps of: forming an intermetal dielectric film on a semiconductor substrate; patterning the intermetal dielectric film and forming an intermetal dielectric pattern comprising at least two layers of different chemical compositions that includes at least an opening penetrating the intermetal dielectric film; forming a conductive film to fill the opening on the intermetal dielectric pattern; and etching the conductive film by means of a chemical/mechanical polishing operation until exposing an upper face of the intermetal dielectric pattern and the top of the filled opening so as to form a conductive pattern. An etching process is then performed to selectively remove an upper portion of the intermetal dielectric pattern.Type: ApplicationFiled: August 3, 2006Publication date: February 15, 2007Inventors: Jeong-Hoon Ahn, Kyung-Tae Lee, Yoon-Hae Kim
-
Publication number: 20060289999Abstract: A selective copper alloy interconnection in a semiconductor device is provided. The interconnection includes a substrate, a dielectric formed on the substrate, and a first interconnection formed in the dielectric. The first interconnection has a first pure copper pattern. In addition, a second interconnection having a larger width than the first interconnection is formed in the dielectric. The second interconnection has a copper alloy pattern. The copper alloy pattern may be an alloy layer formed of copper (Cu) and an additive material. A method of forming the selective copper alloy pattern is also provided.Type: ApplicationFiled: March 27, 2006Publication date: December 28, 2006Inventors: Hyo-Jong Lee, Sun-Jung Lee, Bong-Seok Suh, Hong-Jae Shin, Nae-In Lee, Kyoung-Woo Lee, Se-Young Jeong, Jeong-Hoon Ahn, Soo-Geun Lee
-
Patent number: D669238Type: GrantFiled: January 18, 2011Date of Patent: October 16, 2012Assignee: LG Electronics Inc.Inventor: Jeong Hoon Ahn