Abstract: The present disclosure relates to data protection methods and vehicles. In an example method, a target vehicle may receive a first configuration file, and determine a first configuration policy based on the first configuration file. The first configuration policy may be used to configure a protection manner of user data associated with a first application. The target vehicle may perform a first operation according to the first configuration policy.

Abstract: The present invention relates to a novel compound, which has cancer therapeutic activity. The present invention also relates to a preparation method for the compound and a pharmaceutical composition containing the compound.

Abstract: The present invention relates to a novel compound (formula I), which has cancer treatment activity. The present invention also relates to a preparation method for the compound and a pharmaceutical composition containing the compound.

Abstract: Provided are compounds of formula (I), which have KRAS mutation tumor regulating activity. Also provided are a method for providing these compounds and a pharmaceutical composition comprising the same.

Abstract: A chip-to-chip process variation aware power efficiency optimization method that includes determining, using an adaptive voltage scaling (AVS) module of a processing unit in a system, an optimal voltage identification (VID) based on chip process variation. The method outputs the optimal VID from the AVS module to a voltage regulator of the system. The method adjusts a direct current (DC) load line setting based on the optimal VID of the processing unit in the system. The method regulates, using the voltage regulator of the system, a voltage supplied to the processing unit based on the DC load line setting.

Abstract: A package including a package substrate; an interposer electrically coupled to the package substrate and including a metal layer; a die including an integrated voltage regulator and electrically coupled to the interposer by solder features; and an inductor formed by a magnetic material disposed between two of the solder features electrically coupled to each other by a portion of the metal layer of the interposer, the inductor electrically coupled to the integrated voltage regulator.

Abstract: A package including a package substrate; an interposer electrically coupled to the package substrate and including a metal layer; a die including an integrated voltage regulator and electrically coupled to the interposer by solder features; and an inductor formed by a magnetic material disposed between two of the solder features electrically coupled to each other by a portion of the metal layer of the interposer, the inductor electrically coupled to the integrated voltage regulator.

Abstract: A package including a package substrate; an interposer electrically coupled to the package substrate and including a metal layer; a die including an integrated voltage regulator and electrically coupled to the interposer by solder features; and an inductor formed by a magnetic material disposed between two of the solder features electrically coupled to each other by a portion of the metal layer of the interposer, the inductor electrically coupled to the integrated voltage regulator.

Abstract: A method and device for temperature measurement of a processor is disclosed. A temperature-sensing circuit of the processor may have an associated resonance frequency, wherein the resonance frequency depends on a temperature of the temperature-sensing circuit. A temperature of the temperature-sensing circuit may be determined by determining the resonance frequency of the temperature-sensing circuit.

Abstract: A method and device for temperature measurement of a processor is disclosed. A temperature-sensing circuit of the processor may have an associated resonance frequency, wherein the resonance frequency depends on a temperature of the temperature-sensing circuit. A temperature of the temperature-sensing circuit may be determined by determining the resonance frequency of the temperature-sensing circuit.

Abstract: In an embodiment, a connector such as an edge connector includes a connector housing, a first set of pins configured within the housing and having first ends to couple to corresponding signal lines of a first circuit board and second ends to couple to corresponding signal lines of a mating connector of a second circuit board, and a conductive material adapted to the housing to reduce interference caused by one or more sources of interference. Other embodiments are described and claimed.

Abstract: In an embodiment, a connector such as an edge connector includes a connector housing, a first set of pins configured within the housing and having first ends to couple to corresponding signal lines of a first circuit board and second ends to couple to corresponding signal lines of a mating connector of a second circuit board, and a conductive material adapted to the housing to reduce interference caused by one or more sources of interference. Other embodiments are described and claimed.

Abstract: Methods and apparatus relating to self-referencing pins are described. In one embodiment, a pin electrically couples a first agent to a second agent. The pin includes two or more portions that are at least partially separated by an insulator, e.g., to improve crosstalk performance. Other embodiments are also disclosed and claimed.

Abstract: Disclosed are embodiments of a multi-chip assembly including optically coupled die. The multi-chip assembly may include two opposing substrates, and a number of die are mounted on each of the substrates. At least one die on one of the substrates is in optical communication with at least one opposing die on the other substrate. Other embodiments are described and claimed.

Abstract: In one embodiment, the present invention includes a semiconductor package having a substrate with a first surface to support a semiconductor die. A second surface of the substrate includes compliant conductive pads to provide electrical connections to the semiconductor die. In this way, improved connection between the semiconductor package and a socket is provided. Other embodiments are described and claimed.

Abstract: Methods and apparatus relating to self-referencing pins are described. In one embodiment, a pin electrically couples a first agent to a second agent. The pin includes two or more portions that are at least partially separated by an insulator, e.g., to improve crosstalk performance. Other embodiments are also disclosed and claimed.

Abstract: A separable electrical connection may be provided with a landside pad on one of two electrical components to be joined. The landside pad may be made up of two parts, including a flat portion and a raised edge formed on the flat portion. In some embodiments, the raised edge may have a closed geometric shape. Then, a socket contact engaging the junction between the flat portion and the raised edge is prevented from sliding off of the landside pad by the raised edge. In addition, dual areas of electrical connection can be established between both the flat portion and raised edge of the landside pad and the correspondingly shaped pair of portions on the socket. This increases the electrical efficiency of the connection and its security.

Abstract: An article includes a top electrode that is embedded in a solder mask. An article includes a top electrode that is on a core structure. A process of forming the top electrode includes reducing the solder mask thickness and forming the top electrode on the reduced-thickness solder mask. A process of forming the top electrode includes forming the top electrode over a high-K dielectric that is in a patterned portion of the core structure.

Abstract: In one embodiment, the present invention includes a semiconductor package having a substrate with a first surface to support a semiconductor die. A second surface of the substrate includes compliant conductive pads to provide electrical connections to the semiconductor die. In this way, improved connection between the semiconductor package and a socket is provided. Other embodiments are described and claimed.

Abstract: A separable electrical connection may be provided with a landside pad on one of two electrical components to be joined. The landside pad may be made up of two parts, including a flat portion and a raised edge formed on the flat portion. In some embodiments, the raised edge may have a closed geometric shape. Then, a socket contact engaging the junction between the flat portion and the raised edge is prevented from sliding off of the landside pad by the raised edge. In addition, dual areas of electrical connection can be established between both the flat portion and raised edge of the landside pad and the correspondingly shaped pair of portions on the socket. This increases the electrical efficiency of the connection and its security.