Patents by Inventor John A. Trezza
John A. Trezza has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8093729Abstract: An electrically conductive interconnect system has a post, extending above a supporting surface, the post including a rigid material, a coating on the rigid material, wherein the post and has a first width at the supporting surface and a second width at a distance removed from the supporting surface, and the post narrows from the first width to the second width. A method of electrically connecting a portion of a first supporting surface to a portion of a second supporting surface involves bringing a post on the first supporting surface into contact with an electrically conductive material located on the second supporting surface, softening the electrically conductive material, causing a separation distance between the first supporting surface and the second supporting distance to decrease so that a portion of the post will be surrounded by the electrically conductive material, and allowing the temperature of the electrically conductive material to decrease.Type: GrantFiled: July 16, 2007Date of Patent: January 10, 2012Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Patent number: 8084851Abstract: A module has at least two ICs connected to each other such that they lie in different planes and are arranged as a first stack of ICs, a third IC is connected to at least one of the at least two ICs, wherein the third IC is off plane from both of the at least two ICs.Type: GrantFiled: February 23, 2010Date of Patent: December 27, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Patent number: 8067312Abstract: An integrated circuit chip includes devices formed by doping of a semiconductor on a substrate and at least one post-device formation through-chip via made up of an annulus of insulating material, an annulus of metallization bounding an outer surface of the annulus of insulating material and an annulus of electrically conductive material within the annulus of insulating material, the annulus of metallization and the annulus of electrically conductive material being electrically isolated from each another.Type: GrantFiled: April 16, 2010Date of Patent: November 29, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Publication number: 20110275178Abstract: A chip having at least one electrical contact having a first end proximate to the chip and a second end removed from the chip, the second end including a pattern configured to facilitate penetration of the at least one contact into a malleable contact on another chip, the pattern comprising a non-planar surface having a perimeter and a surface area, the surface area being larger than a planar surface of an identical perimeter.Type: ApplicationFiled: July 18, 2011Publication date: November 10, 2011Inventors: John Trezza, John Callahan, Gregory Dudoff
-
Patent number: 8053903Abstract: A method of creating a semiconductor chip having a substrate, a doped semiconductor material abutting the substrate and a device pad at an outer side of the doped semiconductor material involves creating a via through at least a portion of the substrate, the via having a periphery and a bottom at a location and depth sufficient to bring the via into proximity with the device pad but be physically spaced apart from the device pad, introducing an electrically conductive material into the via, and connecting the electrically conductive material to a signal source so the signal will deliberately be propagated from the electrically conductive material to the device pad without any direct electrical connection existing between the electrically conductive material and the device pad.Type: GrantFiled: February 24, 2010Date of Patent: November 8, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Publication number: 20110250722Abstract: A system for connecting a first chip to a second chip having a post on the first chip having a first metallic material, a recessed wall within the second chip and defining a well within the second chip, a conductive diffusion layer material on a surface of the recessed wall within the well, and a malleable electrically conductive material on the post, the post being dimensioned for insertion into the well such that the malleable electrically conductive material will deform within the well and, upon heating to at least a tack temperature for the malleable, electrically conductive material, will form an electrically conductive tack connection with the diffusion layer to create an electrically conductive path between the first chip and the second chip.Type: ApplicationFiled: June 20, 2011Publication date: October 13, 2011Inventor: John Trezza
-
Patent number: 8021922Abstract: A method of attaching a pair of chips, each having primary contacts that can be mated to each other, involves forming one or more secondary contacts on each of the two chips of a shape sufficient to prevent an initial attachment material from contacting any of the primary contacts during a preliminary attachment operation, the secondary contacts further having a height that will prevent the primary contacts from touching when the secondary contacts are brought into contact with each other, bringing the secondary contacts into closer and closer aligned proximity to each other at least until the primary contacts touch in a first phase, and heating the primary contacts until material between each of corresponding primary contacts on each of the chips in the pair forms an electrical connection.Type: GrantFiled: June 25, 2010Date of Patent: September 20, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Publication number: 20110223717Abstract: An apparatus for use with multiple chips having multiple posts as to engage at least a portion of a surface of one of the multiple chips, a frame configured to releasably constrain each of the posts so that, when unconstrained, each individual post can contact an individual chip and, when constrained, will allow a uniform vertical force to be applied to the chips.Type: ApplicationFiled: April 15, 2011Publication date: September 15, 2011Inventors: John Trezza, Ross Frushour
-
Publication number: 20110212573Abstract: An apparatus for use with multiple individual chips having a rigid plate, and a deformable membrane located on the plate, the deformable membrane having a thickness sufficient to allow the deformable membrane to peripherally conform to each of the individual multiple chips irrespective of any difference in height among the multiple individual chips and to prevent each of the multiple individual chips from moving in a lateral direction, the deformable membrane being configured to uniformly transfer a vertical force, applied to the rigid plate, to the chips so as to bring, under pressure, a bonding surface of each individual chip into contact with a bonding surface of an element to which the individual chips will be bonded during a connect and release cycle without causing damage to the individual chips or bonding surface.Type: ApplicationFiled: April 14, 2011Publication date: September 1, 2011Inventors: John Trezza, Ross Frushour
-
Patent number: 7989958Abstract: A chip having at least one electrical contact having a first end proximate to the chip and a second end removed from the chip, the second end including a pattern configured to facilitate penetration of the at least one contact into a malleable contact on another chip, the pattern comprising a non-planar surface having a perimeter and a surface area, the surface area being larger than a planar surface of an identical perimeter.Type: GrantFiled: January 10, 2006Date of Patent: August 2, 2011Assignee: Cufer Assett Ltd. L.L.C.Inventors: John Trezza, John Callahan, Gregory Dudoff
-
Patent number: 7969192Abstract: A driver circuit includes a set of selectable drivers each having an individual drive capability, the drivers being selectable such that i) when a subset of the drivers is selected, a signal will be driven by the drivers at a first drive level, and ii) when the subset of the drivers and at least one additional driver is selected, signal will be driven by the drivers at a level that is greater than the first level by a level of drive provided by the least one additional driver.Type: GrantFiled: March 26, 2010Date of Patent: June 28, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventors: Theodore J. Wyman, John Trezza
-
Patent number: 7969015Abstract: A system for connecting a first chip to a second chip having a post on the first chip having a first metallic material, a recessed wall within the second chip and defining a well within the second chip, a conductive diffusion layer material on a surface of the recessed wall within the well, and a malleable electrically conductive material on the post, the post being dimensioned for insertion into the well such that the malleable electrically conductive material will deform within the well and, upon heating to at least a tack temperature for the malleable, electrically conductive material, will form an electrically conductive tack connection with the diffusion layer to create an electrically conductive path between the first chip and the second chip.Type: GrantFiled: January 10, 2006Date of Patent: June 28, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Publication number: 20110147932Abstract: An electrical connection between two chips includes an IC pad on a first chip, an IC pad on a second chip, a first barrier metal over the IC pad of the first chip, a second barrier metal over the IC pad of the second chip, a malleable electrically conductive metal, different from the barrier metals, trapped between the first barrier metal and the second barrier metal, the first barrier metal, the malleable conductive metal and the second barrier metal forming a complete electrically conductive path between the IC pad of the first chip and the IC pad of the second chip.Type: ApplicationFiled: December 13, 2010Publication date: June 23, 2011Inventors: John Trezza, John Callahan, Gregory Dudoff
-
Patent number: 7960210Abstract: A packaging method involves attaching a first chip to a stable base, forming contact pads at locations on the stable base, applying a medium onto the stable base such that it electrically insulates sides of the first chip, forming electrical paths on the medium, attaching a second chip to the first chip to form an assembly, and removing the stable base. A package has at least two chips electrically connected to each other, at least one contact pad, an electrically conductive path extending from the contact pad to a contact point on at least one of the chips, a planarizing medium, and a coating material on top of the planarizing medium.Type: GrantFiled: April 23, 2007Date of Patent: June 14, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Patent number: 7946331Abstract: An apparatus for use with multiple chips having multiple posts as to engage at least a portion of a surface of one of the multiple chips, a frame configured to releasably constrain each of the posts so that, when unconstrained, each individual post can contact an individual chip and, when constrained, will allow a uniform vertical force to be applied to the chips.Type: GrantFiled: January 10, 2006Date of Patent: May 24, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventors: John Trezza, Ross Frushour
-
Patent number: 7942182Abstract: An apparatus for use with multiple individual chips having a rigid plate, and a deformable membrane located on the plate, the deformable membrane having a thickness sufficient to allow the deformable membrane to peripherally conform to each of the individual multiple chips irrespective of any difference in height among the multiple individual chips and to prevent each of the multiple individual chips from moving in a lateral direction, the deformable membrane being configured to uniformly transfer a vertical force, applied to the rigid plate, to the chips so as to bring, under pressure, a bonding surface of each individual chip into contact with a bonding surface of an element to which the individual chips will be bonded during a connect and release cycle without causing damage to the individual chips or bonding surface.Type: GrantFiled: January 10, 2006Date of Patent: May 17, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventors: John Trezza, Ross Frushour
-
Patent number: 7932584Abstract: A system has multiple discrete functional system subcomponents which, when interconnected form the system, each of the subcomponents being on a discrete substrate and being electrically interconnected to at least one of the other subcomponents by a through-chip via. A method of creating a system involves creating multiple discrete chips, each including at least one system subcomponent, forming electrically conductive vias in at least some of the chips such that some of the chips can be electrically connected to others of the chips, arranging the chips such that: some are coplanar in a first plane, at least one other lies in a second plane parallel to those in the first plane, and at least one of the chips in the first plane is connected to at least one of the chips in the second plane; and electrically interconnecting corresponding chips of the multiple discrete chips using the vias.Type: GrantFiled: February 16, 2007Date of Patent: April 26, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Patent number: 7919870Abstract: An integrated circuit chip includes devices formed by doping of a semiconductor on a substrate and at least one post-device formation through-chip via made up of an annulus of insulating material, an annulus of metallization bounding an outer surface of the annulus of insulating material and an annulus of electrically conductive material within the annulus of insulating material, the annulus of metallization and the annulus of electrically conductive material being electrically isolated from each another.Type: GrantFiled: November 6, 2006Date of Patent: April 5, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Patent number: 7884483Abstract: A method of electrically joining a first contact on a first wafer with a second contact on a second wafer, the first contact, a rigid material, and the second contact, a material that is malleable relative to the rigid material, such that when brought together the rigid material will penetrate the malleable material, the rigid and malleable materials both being electrically conductive involves bringing the rigid material into contact with the malleable material, applying a force to one of the first contact or the second contact so as to cause the rigid material to penetrate the malleable material, heating the rigid and malleable material so as to cause the malleable material to soften, and constraining the malleable material to within a pre-specified area.Type: GrantFiled: January 10, 2006Date of Patent: February 8, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventors: John Trezza, John Callahan, Gregory Dudoff
-
Patent number: 7871927Abstract: A method of electrically conductive via formation in a fully processed wafer involves defining at least one trench area on a backside of the fully processed wafer, forming at least one trench within the trench area to an overall depth that will allow for a via formed within the trench to be seeded over its full length, forming the via within the trench into the fully processed wafer to a predetermined depth, depositing a seed layer over the full length of the via, and plating the seed layer to fill the via with an electrically conductive metal.Type: GrantFiled: October 15, 2007Date of Patent: January 18, 2011Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza