Patents by Inventor Jun Gi Choi
Jun Gi Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137821Abstract: Disclosed is a technique for switching from a master node to a secondary node in a communication system. A method of a first communication node may comprise: adding the first communication node as a primary secondary cell (PSCell) to a second communication node through dual connectivity (DC); generating a first user plane path for smart dynamic switching (SDS) and a first instance for supporting the first user plane path according to a request from the second communication node; transmitting information on the first user plane path and the first instance to a terminal; receiving user data based on the first user plane path from the terminal as the first instance; and transmitting the user data to a core network using the first user plane path.Type: ApplicationFiled: October 22, 2023Publication date: April 25, 2024Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Soon Gi PARK, Young-Jo KO, IL GYU KIM, Jung Im KIM, Jun Sik KIM, Sung Cheol CHANG, Sun Mi JUN, Yong Seouk CHOI
-
Patent number: 11950476Abstract: A display device includes a substrate; a transistor disposed on the substrate; a first insulating layer disposed on the transistor; and a first pixel electrode and a second pixel electrode disposed on the first insulating layer to be adjacent to each other. The first insulating layer includes a first opening between the first pixel electrode and the second pixel electrode.Type: GrantFiled: April 17, 2020Date of Patent: April 2, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jun Ho Choi, Chun Gi You, Seong Kweon Heo, Eun Young You, Hyun Jin Hong
-
Patent number: 10164470Abstract: A wireless power transmission/reception system includes a wireless power transmission circuit and a wireless power reception circuit. The wireless power transmission circuit includes an oscillator, a DC-AC converter that converts a direct current to an alternating current and is turned on/off in response to a control signal, a power transmission coil that transmits AC power, a signal reception coil, and a signal receiver that transfers the control signal to the DC-AC converter. The wireless power reception circuit includes a power reception coil, a rectifier that converts an alternating current to a direct current and is turned on or off in response to the control signal, an control signal generator that generates the control signal, a signal transmission coil, and a signal transmitter that transmits the control signal through the signal transmission coil.Type: GrantFiled: October 26, 2016Date of Patent: December 25, 2018Assignees: SK HYNIX INC., SOONGSIL UNIVERSITY FOUNDATION OF UNIVERSITY-INDUSTRY COOPERATIONInventors: Chang-Kun Park, Chang-Hyun Lee, Suk-Hyeon Yoon, Hyung-Jun Cho, Jun-Gi Choi, Jin-Ho Yoo
-
Patent number: 10157685Abstract: A memory device may include a plurality of memory cells; one or more backup memory cells; a test circuit suitable for performing a backup operation and a test operation to a test target cell selected among the plurality of memory cells; and a control circuit suitable for accessing the backup memory cells instead of the test target cell during the performance of the test operation after completion of the backup operation for the selected test target cell, wherein, during the backup operation, the test circuit controls the control circuit to copy an original data of the test target cell to a corresponding backup memory cell selected among the backup memory cells, and wherein, during the test operation, the test circuit determines whether the test target cell is a pass or a fail.Type: GrantFiled: April 1, 2016Date of Patent: December 18, 2018Assignee: SK Hynix Inc.Inventors: Tae-Kyun Kim, Jin-Hee Cho, Jun-Gi Choi
-
Patent number: 10020073Abstract: A memory device may include: a plurality of memory cells; at least one address storage unit; a fail detection unit suitable for comparing first and second read data that are read from at least one memory cell selected among the plurality of memory cells to detect a fail, and storing an address of the selected memory cell in the address storage unit when the fail is detected; and a refresh control unit suitable for refreshing the memory cell corresponding to the address stored in the address storage unit at a higher frequency than the other memory cells.Type: GrantFiled: March 2, 2016Date of Patent: July 10, 2018Assignee: SK Hynix Inc.Inventors: Tae-Kyun Kim, Jae-Il Kim, Hee-Seong Kim, Jun-Gi Choi
-
Patent number: 10014071Abstract: A memory device may include a plurality of memory cells; an error detection unit suitable for: latching data read a first time from at least one selected memory cell of the plurality of memory cells in a detection period, comparing data read a second time from the at least one selected memory cell with the latched data, and detecting an error of the at least one selected memory cell in the detection when the date read a second time from the at least one substantially the same with the latched data.Type: GrantFiled: March 10, 2016Date of Patent: July 3, 2018Assignee: SK Hynix Inc.Inventors: Min-Su Park, Jae-Il Kim, Tae-Kyun Kim, Jun-Gi Choi
-
Patent number: 9691456Abstract: A reconfigurable semiconductor memory apparatus may include a memory cell array including a plurality of sub arrays. The reconfigurable semiconductor memory apparatus may include an information storage unit configured to store status information for each sub array, and a reset address according to the status information.Type: GrantFiled: April 13, 2015Date of Patent: June 27, 2017Assignee: SK hynix Inc.Inventors: Bo Ra Choi, Ji Hyae Bae, Jun Gi Choi
-
Publication number: 20170154688Abstract: A memory device may include a plurality of memory cells; one or more backup memory cells; a test circuit suitable for performing a backup operation and a test operation to a test target cell selected among the plurality of memory cells; and a control circuit suitable for accessing the backup memory cells instead of the test target cell during the performance of the test operation after completion of the backup operation for the selected test target cell, wherein, during the backup operation, the test circuit controls the control circuit to copy an original data of the test target cell to a corresponding backup memory cell selected among the backup memory cells, and wherein, during the test operation, the test circuit determines whether the test target cell is a as a pass or a fail.Type: ApplicationFiled: April 1, 2016Publication date: June 1, 2017Inventors: Tae-Kyun KIM, Jin-Hee CHO, Jun-Gi CHOI
-
Patent number: 9646672Abstract: A memory device includes a plurality of memory cells; a nonvolatile memory block suitable for simultaneously sensing one or more programmed weak addresses, and sequentially transmitting the sensed weak addresses; a weak address control block suitable for latching the weak addresses transmitted from the nonvolatile memory block, and outputting sequentially the latched weak addresses in a weak refresh operation; and a refresh control block suitable for controlling the memory cells corresponding to the counting address to be refreshed, in a normal refresh operation, and controlling the memory cells corresponding to the weak address to be refreshed, in the weak refresh operation.Type: GrantFiled: August 15, 2016Date of Patent: May 9, 2017Assignee: SK Hynix Inc.Inventors: Jong-Sam Kim, Jae-Il Kim, Youk-Hee Kim, Jun-Gi Choi, Hee-Seong Kim
-
Patent number: 9607679Abstract: A refresh control device is disclosed, which relates to a technology for efficiently storing weak cell refresh addresses. The refresh control device includes a weak cell address storage circuit to store a weak address, a weak cell address control circuit, and a row address control circuit. The weak cell address control circuit outputs a weak enable signal and a row address by comparing a refresh address with the weak address, and only activates the refresh address according to the comparison result or activates both the refresh address and the row address. The row address control circuit controls a refresh operation by selectively activating a word line of a bank in response to the refresh address, the weak enable signal, and the row address.Type: GrantFiled: May 31, 2016Date of Patent: March 28, 2017Assignee: SK HYNIX INC.Inventors: Youk Hee Kim, Jun Gi Choi
-
Publication number: 20170068583Abstract: A memory device may include a plurality of memory cells; an error detection unit suitable for: latching data read a first time from at least one selected memory cell of the plurality of memory cells in a detection period, comparing data read a second time from the at least one selected memory cell with the latched data, and detecting an error of the at least one selected memory cell in the detection when the date read a second time from the at least one substantially the same with the latched data.Type: ApplicationFiled: March 10, 2016Publication date: March 9, 2017Inventors: Min-Su PARK, Jae-Il KIM, Tae-Kyun KIM, Jun-Gi CHOI
-
Patent number: 9589676Abstract: A semiconductor device may include: a first latch configured to store data outputted from a memory cell during a first operation; and a fail detection circuit configured to detect a fail by comparing the data outputted from the memory cell to the data stored in the first latch through a second operation performed at a predetermined time after the first operation.Type: GrantFiled: February 29, 2016Date of Patent: March 7, 2017Assignee: SK HYNIX INC.Inventors: Jun-Gi Choi, Tae-Kyun Kim
-
Patent number: 9583161Abstract: A memory apparatus includes a first memory bank, a second memory bank, a row decoder and repair circuit, and an input/output driver controller. The row decoder and repair circuit is coupled to the first and second memory banks in common. The row decoder and repair circuit generates a shared repair signal according to whether a word line disposed in a first memory bank is replaced with a word line disposed in a second memory bank. The input/output driver controller allows read or write operations for one of the first and second memory banks to be performed based on the shared repair signal and an operation signal.Type: GrantFiled: August 25, 2016Date of Patent: February 28, 2017Assignee: SK hynix Inc.Inventors: Yong Seop Kim, Ji Hyae Bae, Min Chul Shin, Jun Gi Choi
-
Publication number: 20170052840Abstract: A memory device may include: a plurality of memory cells; at least one address storage unit; a fail detection unit suitable for comparing first and second read data that are read from at least one memory cell selected among the plurality of memory cells to detect a fail, and storing an address of the selected memory cell in the address storage unit when the fail is detected; and a refresh control unit suitable for refreshing the memory cell corresponding to the address stored in the address storage unit at a higher frequency than the other memory cells.Type: ApplicationFiled: March 2, 2016Publication date: February 23, 2017Inventors: Tae-Kyun KIM, Jae-Il KIM, Hee-Seong KIM, Jun-Gi CHOI
-
Publication number: 20170047779Abstract: A wireless power transmission/reception system includes a wireless power transmission circuit and a wireless power reception circuit. The wireless power transmission circuit includes an oscillator, a DC-AC converter that converts a direct current to an alternating current and is turned on/off in response to a control signal, a power transmission coil that transmits AC power, a signal reception coil, and a signal receiver that transfers the control signal to the DC-AC converter. The wireless power reception circuit includes a power reception coil, a rectifier that converts an alternating current to a direct current and is turned on or off in response to the control signal, an control signal generator that generates the control signal, a signal transmission coil, and a signal transmitter that transmits the control signal through the signal transmission coil.Type: ApplicationFiled: October 26, 2016Publication date: February 16, 2017Inventors: Chang-Kun PARK, Chang-Hyun LEE, Suk-Hyeon YOON, Hyung-Jun CHO, Jun-Gi CHOI, Jin-Ho YOO
-
Publication number: 20170004890Abstract: A semiconductor device may include: a first latch configured to store data outputted from a memory cell during a first operation; and a fail detection circuit configured to detect a fail by comparing the data outputted from the memory cell to the data stored in the first latch through a second operation performed at a predetermined time after the first operation.Type: ApplicationFiled: February 29, 2016Publication date: January 5, 2017Inventors: Jun-Gi CHOI, Tae-Kyun KIM
-
Patent number: 9519020Abstract: A semiconductor apparatus includes an individual chip designating code setting block configured to generate a plurality of individual chip designating code of different values; an individual chip activation block configured to enable an individual chip activation signal among a plurality of individual chip activation signals, which corresponds to individual chip designating code, when the individual chip designating code matches the individual chip control code; and a control block configured to set the individual chip control code or output chip selection address as the individual chip control code in response to chip selection fuse signals and test fuse signals.Type: GrantFiled: February 6, 2013Date of Patent: December 13, 2016Assignee: SK HYNIX INC.Inventors: Jae Bum Ko, Jun Gi Choi
-
Patent number: 9509375Abstract: A wireless power transmission/reception system includes a wireless power transmission circuit and a wireless power reception circuit. The wireless power transmission circuit includes an oscillator, a DC-AC converter that converts a direct current to an alternating current and is turned on/off in response to a control signal, a power transmission coil that transmits AC power, a signal reception coil, and a signal receiver that transfers the control signal to the DC-AC converter. The wireless power reception circuit includes a power reception coil, a rectifier that converts an alternating current to a direct current and is turned on or off in response to the control signal, an control signal generator that generates the control signal, a signal transmission coil, and a signal transmitter that transmits the control signal through the signal transmission coil.Type: GrantFiled: January 3, 2014Date of Patent: November 29, 2016Assignees: SK HYNIX INC., SOONGSIL UNIVERSITY FOUNDATION OF UNIVERSITY-INDUSTRY COOPERATIONInventors: Chang-Kun Park, Chang-Hyun Lee, Suk-Hyeon Yoon, Hyung-Jun Cho, Jun-Gi Choi, Jin-Ho Yoo
-
Publication number: 20160217841Abstract: A reconfigurable semiconductor memory apparatus may include a memory cell array including a plurality of sub arrays. The reconfigurable semiconductor memory apparatus may include an information storage unit configured to store status information for each sub array, and a reset address according to the status information.Type: ApplicationFiled: April 13, 2015Publication date: July 28, 2016Inventors: Bo Ra CHOI, Ji Hyae BAE, Jun Gi CHOI
-
Patent number: 9019786Abstract: A system for repairing a plurality of semiconductor chips each comprising a data storage region including electric fuses connected to the data storage regions of the plurality of semiconductor chips, a defect determination unit configured to read the data of a chip that is actually accessed and the data of an idle chip in the data storage regions, compare the actually accessed and read data with the data of the idle chip, and detect a defect based on a result of the comparison, a storage unit configured to store the defective position of the defect according to a result of the defect determination unit, and a repair unit configured to repair the defect through an E fuse connected to the position of the defect using a reset signal.Type: GrantFiled: December 19, 2012Date of Patent: April 28, 2015Assignee: SK Hynix Inc.Inventors: Jun Gi Choi, Choong Man Jung