Patents by Inventor Koji Soejima
Koji Soejima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8633591Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: December 12, 2012Date of Patent: January 21, 2014Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8456019Abstract: A falling off of a through electrode is inhibited without decreasing a reliability of a semiconductor device including a through electrode. A semiconductor device 100 includes: a silicon substrate 101; a through electrode 129 extending through the silicon substrate 101; and a first insulating ring 130 provided in a circumference of a side surface of the through electrode 129 and extending through the semiconductor substrate 101. In addition, the semiconductor device 100 also includes a protruding portion 146, being provided at least in the vicinity of a back surface of a device-forming surface of the semiconductor substrate 101 so as to contact with the through electrode 129, and protruding in a direction along the surface of the semiconductor substrate 101 toward an interior of the through electrode 129.Type: GrantFiled: May 1, 2012Date of Patent: June 4, 2013Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Nobuaki Takahashi
-
Patent number: 8395269Abstract: A method of manufacturing a semiconductor device includes forming an interconnect member, mounting a first semiconductor chip having a semiconductor substrate in a face-down manner on the interconnect member, forming a resin layer on the interconnect member to cover a side surface of the first semiconductor chip, thinning the first semiconductor chip and the resin layer, forming an inorganic insulating layer on a back surface of the first semiconductor chip so as to be in contact with the back surface and to extend over the resin layer, and forming a through electrode so as to penetrate the inorganic insulating layer and the semiconductor substrate.Type: GrantFiled: February 4, 2010Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Nobuaki Takahashi, Yoichiro Kurita, Masahiro Komuro, Satoshi Matsui
-
Patent number: 8354340Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: October 2, 2007Date of Patent: January 15, 2013Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8304915Abstract: A semiconductor device includes a plural number of interconnects and a plural number of vias are stacked. A semiconductor element is enclosed in an insulation layer. At least one of the vias provided in insulation layers and/or at least one of interconnects provided in the interconnect layers are of cross-sectional shapes different from those of the vias formed in another one of the insulation layers and/or interconnects provided in another one of the interconnect layers.Type: GrantFiled: July 23, 2009Date of Patent: November 6, 2012Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Kentaro Mori, Hideya Murai, Shintaro Yamamichi, Masaya Kawano, Koji Soejima
-
Publication number: 20120211872Abstract: A falling off of a through electrode is inhibited without decreasing a reliability of a semiconductor device including a through electrode. A semiconductor device 100 includes: a silicon substrate 101; a through electrode 129 extending through the silicon substrate 101; and a first insulating ring 130 provided in a circumference of a side surface of the through electrode 129 and extending through the semiconductor substrate 101. In addition, the semiconductor device 100 also includes a protruding portion 146, being provided at least in the vicinity of a back surface of a device-forming surface of the semiconductor substrate 101 so as to contact with the through electrode 129, and protruding in a direction along the surface of the semiconductor substrate 101 toward an interior of the through electrode 129.Type: ApplicationFiled: May 1, 2012Publication date: August 23, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masaya KAWANO, Koji SOEJIMA, Nobuaki TAKAHASHI
-
Patent number: 8183685Abstract: A falling off of a through electrode is inhibited without decreasing a reliability of a semiconductor device including a through electrode. A semiconductor device 100 includes: a silicon substrate 101; a through electrode 129 extending through the silicon substrate 101; and a first insulating ring 130 provided in a circumference of a side surface of the through electrode 129 and extending through the semiconductor substrate 101. In addition, the semiconductor device 100 also includes a protruding portion 146, being provided at least in the vicinity of a back surface of a device-forming surface of the semiconductor substrate 101 so as to contact with the through electrode 129, and protruding in a direction along the surface of the semiconductor substrate 101 toward an interior of the through electrode 129.Type: GrantFiled: January 7, 2011Date of Patent: May 22, 2012Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Nobuaki Takahashi
-
Publication number: 20120100715Abstract: The present invention provides a semiconductor device including at least one of an insulating layer and a semiconductor layer each including a hole formed therein, and a through electrode provided in the hole. In the semiconductor device, the side wall of the hole is constituted of a first region from the opening of the hole to a predetermined position between the opening of the hole and the bottom surface of the hole, and a second region from the predetermined position to the bottom surface of the hole. The through electrode includes a seed layer and a plating layer. The seed layer covers the second region and the bottom surface of the hole without covering the first region. In addition, the plating layer covers the seed layer and at least a part of the first region.Type: ApplicationFiled: December 20, 2011Publication date: April 26, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Nobuaki TAKAHASHI, Masahiro KOMURO, Koji SOEJIMA, Satoshi MATSUI, Masaya KAWANO
-
Patent number: 8114766Abstract: Method of manufacturing a semiconductor device, which achieves a reduction in manufacturing cost and prevents, a damage on the interconnect layer by an influence of the etchant solution, since the support substrate can be easily stripped from the interconnect layer. The method of manufacturing a semiconductor device includes: forming an interconnect film, by forming a seed metal layer on a support substrate and a protective film contacting with an end of an interface between the support substrate and the seed metal layer, and by growing a plated material from a surface of the seed metal layer; mounting a semiconductor chip on the interconnect film; removing at least a portion of the protective film to form a region where the support substrate and the seed metal layer are exposed; and stripping the support substrate from the region as a starting point to remove thereof from the seed metal layer.Type: GrantFiled: July 7, 2009Date of Patent: February 14, 2012Assignee: Renesas Electronics CorporationInventors: Koji Soejima, Yoichiro Kurita, Masaya Kawano
-
Patent number: 8102049Abstract: The present invention provides a semiconductor device including at least one of an insulating layer and a semiconductor layer each including a hole formed therein, and a through electrode provided in the hole. In the semiconductor device, the side wall of the hole is constituted of a first region from the opening of the hole to a predetermined position between the opening of the hole and the bottom surface of the hole, and a second region from the predetermined position to the bottom surface of the hole. The through electrode includes a seed layer and a plating layer. The seed layer covers the second region and the bottom surface of the hole without covering the first region. In addition, the plating layer covers the seed layer and at least a part of the first region.Type: GrantFiled: August 22, 2007Date of Patent: January 24, 2012Assignee: Renesas Electronics CorporationInventors: Nobuaki Takahashi, Masahiro Komuro, Koji Soejima, Satoshi Matsui, Masaya Kawano
-
Patent number: 8058165Abstract: A method of manufacturing according to an embodiment of the present invention includes forming a seed metal layer 20a on a supporting substrate 70, forming an interconnect layer 10 including an interconnect 18 on the seed metal layer 20a, removing the supporting substrate 70 after forming the interconnect layer 10, and patterning the seed metal layer 20a thus to form an interconnect 20 after removing the supporting substrate.Type: GrantFiled: August 10, 2010Date of Patent: November 15, 2011Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Yoichiro Kurita
-
Patent number: 8050050Abstract: A semiconductor device comprising a flat wiring board, a first LSI disposed on one surface of the wiring board, a sealing resin for covering the one surface and a side face of the first semiconductor element, and a second LSI disposed on another surface of the wiring board. The wiring board has conductive wiring as a wiring layer, an insulation resin as a support layer for the wiring layer, and a conductive through-hole that passes through the wiring layer and the support layer. Connection points between lands disposed in positions in which the external peripheral edges of the semiconductor elements transverse the interior of the lands as viewed vertically from above, which lands are selected from land portions on which the external connection terminals are formed, and the wiring board formed in the same plane as the lands, are unevenly distributed toward one side of the wiring board.Type: GrantFiled: December 3, 2010Date of Patent: November 1, 2011Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Shintaro Yamamichi, Katsumi Kikuchi, Yoichiro Kurita, Koji Soejima
-
Patent number: 8039756Abstract: A multilayered wiring board has electrodes disposed on a first surface and a second surface, alternately layered insulation layers and wiring layers, and vias that are disposed in the insulation layer and electrically connect the wiring layers. The second electrode disposed on the second surface is embedded in the insulation layer exposed on said second surface, and the second wiring layer covered by the insulation layer exposed on said second surface does not have a layer for improving adhesion to the insulation layer.Type: GrantFiled: October 4, 2006Date of Patent: October 18, 2011Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Katsumi Kikuchi, Shintaro Yamamichi, Yoichiro Kurita, Koji Soejima
-
Patent number: 8035231Abstract: The semiconductor device 1 includes interconnect layers 10, 20, an IC chip 30, via plugs 42, 44, a seal resin 50, and solder balls 60. The interconnect layer 10 includes a via plug 42. An end face of the via plug 42 on the side of the interconnect layer 20 is smaller in area than the opposite end face, i.e. the end face on the side of the IC chip 30. An end face of the via plug 44 on the side of the interconnect layer 10 is smaller in area than the opposite end face, i.e. the end face on the side of the solder balls 60. The thermal decomposition temperature of the insulating resin 14 constituting the interconnect layer 10 is higher than that of the insulating resin 24 constituting the interconnect layer 20.Type: GrantFiled: May 2, 2008Date of Patent: October 11, 2011Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8030201Abstract: A first electronic circuit component and a second electronic circuit component are electrically connected to an electro-conductive member via a first solder and a second solder, respectively. The electro-conductive member is formed in a resin film. The electro-conductive member is configured as containing a second diffusion barrier metal film. The second diffusion barrier metal film prevents diffusion of the second solder. Between the electro-conductive member and the first solder, a first diffusion barrier metal film is provided. The first diffusion barrier metal film prevents diffusion of the first solder. On the first surface of the resin film and on the electro-conductive member, an adhesive metal film is formed so as to contact with the resin film and the electro-conductive member. The adhesive metal film has stronger adhesiveness to the resin film than either of those of the first solder and the first diffusion barrier metal film.Type: GrantFiled: December 10, 2009Date of Patent: October 4, 2011Assignees: Renesas Electronics Corporation, NEC CorporationInventors: Koji Soejima, Yoichiro Kurita, Masaya Kawano, Shintaro Yamamichi, Katsumi Kikuchi
-
Publication number: 20110147058Abstract: A multilayer wiring substrate has a configuration in which a first wiring layer including a plurality of first conductive members formed in a first insulating film, and formed to be exposed at a second surface side, and a second wiring layer including a plurality of second conductive members formed in a second insulating film which is formed on a first surface side on the side opposite to the second surface are laminated. The plurality of second conductive members is respectively connected directly to any of the plurality of first conductive members or connected through a different conductive material. The plurality of first conductive members is connected directly to any of the plurality of second conductive members or connected through a different conductive material, but includes dummy conductive members which do not form current pathways connecting with connected second conductive member.Type: ApplicationFiled: December 20, 2010Publication date: June 23, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masaya KAWANO, Koji SOEJIMA
-
Publication number: 20110121445Abstract: A semiconductor device includes a plural number of interconnects and a plural number of vias are stacked. A semiconductor element is enclosed in an insulation layer. At least one of the vias provided in insulation layers and/or at least one of interconnects provided in the interconnect layers are of cross-sectional shapes different from those of the vias formed in another one of the insulation layers and/or interconnects provided in another one of the interconnect layers.Type: ApplicationFiled: July 23, 2009Publication date: May 26, 2011Applicants: NEC CORPORATION, RENESAS ELECTRONICS CORPORATIONInventors: Kentaro Mori, Hideya Murai, Shintaro Yamamichi, Masaya Kawano, Koji Soejima
-
Publication number: 20110101541Abstract: A falling off of a through electrode is inhibited without decreasing a reliability of a semiconductor device including a through electrode. A semiconductor device 100 includes: a silicon substrate 101; a through electrode 129 extending through the silicon substrate 101; and a first insulating ring 130 provided in a circumference of a side surface of the through electrode 129 and extending through the semiconductor substrate 101. In addition, the semiconductor device 100 also includes a protruding portion 146, being provided at least in the vicinity of a back surface of a device-forming surface of the semiconductor substrate 101 so as to contact with the through electrode 129, and protruding in a direction along the surface of the semiconductor substrate 101 toward an interior of the through electrode 129.Type: ApplicationFiled: January 7, 2011Publication date: May 5, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masaya KAWANO, Koji SOEJIMA, Nobuaki TAKAHASHI
-
Patent number: 7928001Abstract: The electronic device includes a first interconnect layer and a second interconnect layer. The second interconnect layer is provided on the lower surface of the first interconnect layer. The first interconnect layer includes a via plug (first conductive plug). An end face of the via plug on the side of the second interconnect layer is smaller in area than the opposite end face. The via plug is exposed on the surface of the first interconnect layer facing the second interconnect layer. An insulating resin forming the first interconnect layer is higher in thermal decomposition temperature than an insulating resin forming the second interconnect layer.Type: GrantFiled: October 2, 2007Date of Patent: April 19, 2011Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Koji Soejima, Masaya Kawano
-
Patent number: 7927999Abstract: The semiconductor device 1 includes interconnect layers 10, 20, an IC chip 30, via plugs 42, 44, a seal resin 50, and solder balls 60. The interconnect layer 10 includes a via plug 42. An end face of the via plug 42 on the side of the interconnect layer 20 is smaller in area than the opposite end face, i.e. the end face on the side of the IC chip 30. An end face of the via plug 44 on the side of the interconnect layer 10 is smaller in area than the opposite end face, i.e. the end face on the side of the solder balls 60. The thermal decomposition temperature of the insulating resin 14 constituting the interconnect layer 10 is higher than that of the insulating resin 24 constituting the interconnect layer 20.Type: GrantFiled: March 31, 2006Date of Patent: April 19, 2011Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima