Patents by Inventor Kosuke Tatsumura
Kosuke Tatsumura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190087365Abstract: A semiconductor integrated circuit according to an embodiment includes: a first memory bank that performing a read operation and outputting first data in accordance with a first clock signal; a second memory bank performing a read operation and outputting second data in accordance with the first clock signal; a configurable decoder supplying address information to the first and second memory banks; and an output module reconfigurable in one of a first and second modes, the first mode including a function of holding the first and second data in accordance with the first clock signal, and selecting and outputting the first data or the second data in accordance with a second clock signal having a frequency at least twice higher than the first clock signal, the second mode including a function of selecting and outputting the first data or the second data in accordance with the first clock signal.Type: ApplicationFiled: March 6, 2018Publication date: March 21, 2019Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kosuke TATSUMURA
-
Publication number: 20190088288Abstract: According to an embodiment, a semiconductor device includes a plurality of first interconnections, a plurality of gate dielectric films, and a plurality of second interconnections. The plurality of first interconnections are oxide semiconductors formed in parallel at predetermined intervals in a first direction. The plurality of gate dielectric films are formed on surfaces of the first interconnections, respectively. The plurality of second interconnections are conductors formed at predetermined intervals in parallel to a second direction orthogonal to the first direction, respectively, to bridge over the gate dielectric films.Type: ApplicationFiled: February 15, 2018Publication date: March 21, 2019Applicant: Kabushiki Kaisha ToshibaInventors: Kosuke TATSUMURA, Keiji IKEDA, Tsutomu TEZUKA
-
Publication number: 20190080758Abstract: A semiconductor integrated circuit according to an embodiment includes: first to third wirings; first current limiters corresponding to the first wirings; second current limiters corresponding to the second wirings; third current limiters corresponding to the third wirings; first drivers corresponding to the first current limiters; second drivers corresponding to the second current limiters; third drivers corresponding to the third current limiters; and a first array and a second array, wherein the first array comprising: fourth wirings corresponding to the first wirings; fifth wirings corresponding to the second wirings; first transistors corresponding to the first wirings; second transistors corresponding to the second wirings; and first resistive change elements arranged in intersecting areas of the fourth wirings and the fifth wirings, respectively, the first resistive change elements including a first terminal connected to corresponding one of the fourth wirings and a second terminal connected to correspType: ApplicationFiled: February 28, 2018Publication date: March 14, 2019Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yinghao HO, Masato ODA, Kosuke TATSUMURA, Shinichi YASUDA
-
Publication number: 20190043581Abstract: A semiconductor integrated circuit according to an embodiment includes: first to third wiring lines; first memory elements disposed in a cross region between the first wiring lines and the second wiring lines; second memory elements disposed in a cross region between the first wiring lines and the third wiring lines; a first write control circuit connected to the first wiring lines: a first circuit connected to one of the second wiring lines and supplying a first potential; a second circuit connected to the other one of the second wiring lines and supplying a second potential lower than the first potential; SRAM cells connected to the third wiring lines; and a selection circuit including input terminals electrically connected to the first wiring lines and an output terminal, the selection circuit connecting one of the input terminals to the output terminal in accordance with an input signal.Type: ApplicationFiled: March 6, 2018Publication date: February 7, 2019Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinichi Yasuda, Masato Oda, Kosuke Tatsumura
-
Publication number: 20190035449Abstract: A memory system has a nonvolatile memory having a plurality of readable and writable memory cells, a write voltage control unit that controls at least one of a voltage value and a pulse width of a write voltage of the nonvolatile memory in accordance with a weight of a signal processing path or a signal processing node, a write unit that writes data in two or more memory cell groups among the plurality of memory cells using the write voltage controlled by the write voltage control unit, a reversal probability detection unit that detects a reversal probability of the memory cell group when writing data is written by the write unit, and a weight conversion unit that converts the detected reversal probability into a weight.Type: ApplicationFiled: March 5, 2018Publication date: January 31, 2019Applicant: Kabushiki Kaisha ToshibaInventors: Daisuke SAIDA, Yousuke ISOWAKI, Michael Arnaud QUINSAT, Kenichiro YAMADA, Kosuke TATSUMURA
-
Publication number: 20180324111Abstract: According to one embodiment, a storage device includes a plurality of memory nodes. Each of memory nodes includes a plurality of input ports, a plurality of output ports, a selector, a packet controller and a memory. The selector outputs a packet input to the input port to one of the output ports. The packet controller controls the selector. The memory stores data. The memory nodes are mutually connected at the input ports and the output ports. The memory node has an address that is determined by its physical position. The packet controller switches the output port that outputs the packet based on information including at least a destination address of the packet and an address of the memory node having the packet controller when receiving a packet that is not addressed to the memory node having the packet controller.Type: ApplicationFiled: July 16, 2018Publication date: November 8, 2018Applicant: TOSHIBA MEMORY CORPORATIONInventors: Kosuke Tatsumura, Atsuhiro Kinoshita, Hirotaka Nishino, Masamichi Suzuki, Yoshifumi Nishi, Takao Marukame, Takahiro Kurita
-
Patent number: 10044642Abstract: According to one embodiment, a storage device includes a plurality of memory nodes. Each of memory nodes includes a plurality of input ports, a plurality of output ports, a selector, a packet controller and a memory. The selector outputs a packet input to the input port to one of the output ports. The packet controller controls the selector. The memory stores data. The memory nodes are mutually connected at the input ports and the output ports. The memory node has an address that is determined by its physical position. The packet controller switches the output port that outputs the packet based on information including at least a destination address of the packet and an address of the memory node having the packet controller when receiving a packet that is not addressed to the memory node having the packet controller.Type: GrantFiled: December 18, 2015Date of Patent: August 7, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Kosuke Tatsumura, Atsuhiro Kinoshita, Hirotaka Nishino, Masamichi Suzuki, Yoshifumi Nishi, Takao Marukame, Takahiro Kurita
-
Publication number: 20180210970Abstract: According to one embodiment, a memory system including a key-value store containing key-value data as a pair of a key and a value corresponding to the key, includes an interface, a memory block, an address acquisition circuit and a controller. The interface receives a data write/read request or a request based on the key-value store. The memory block has a data area for storing data and a metadata table containing the key-value data. The address acquisition circuit acquires an address in response to input of the key. The controller executes the data write/read request for the memory block, and outputs the address acquired to the memory block and executes the request based on the key-value store. The controller outputs the value corresponding to the key via the interface.Type: ApplicationFiled: March 19, 2018Publication date: July 26, 2018Applicant: Toshiba Memory CorporationInventors: Takao Marukame, Atsuhiro Kinoshita, Kosuke Tatsumura
-
Patent number: 9953107Abstract: According to one embodiment, a memory system including a key-value store containing key-value data as a pair of a key and a value corresponding to the key, includes an interface, a memory block, an address acquisition circuit and a controller. The interface receives a data write/read request or a request based on the key-value store. The memory block has a data area for storing data and a metadata table containing the key-value data. The address acquisition circuit acquires an address in response to input of the key. The controller executes the data write/read request for the memory block, and outputs the address acquired to the memory block and executes the request based on the key-value store. The controller outputs the value corresponding to the key via the interface.Type: GrantFiled: October 29, 2014Date of Patent: April 24, 2018Assignee: Toshiba Memory CorporationInventors: Takao Marukame, Atsuhiro Kinoshita, Kosuke Tatsumura
-
Patent number: 9780030Abstract: An integrated circuit according to an embodiment includes: an anti-fuse element including a first terminal and a second terminal; a fuse element including a third terminal connected to the second terminal, and a fourth terminal; a first wiring line connected to the first terminal of the anti-fuse element; and a drive circuit configured to supply a plurality of potentials to the first terminal of the anti-fuse element, the drive circuit being connected to the first wiring line, the potentials being different from each other.Type: GrantFiled: July 18, 2016Date of Patent: October 3, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masato Oda, Mari Matsumoto, Kosuke Tatsumura, Shinichi Yasuda
-
Patent number: 9691476Abstract: According to one embodiment, an integrated circuit includes first and second data lines, a first memory cell includes first and second resistance changing elements connected in series between the first and second data lines and a first selection transistor including a drain connected to a connection node of the first and second resistance changing elements, and a second memory cell includes third and fourth resistance changing elements connected in series between the first and second data lines and a second selection transistor including a drain connected to a connection node of the third and fourth resistance changing elements.Type: GrantFiled: August 20, 2015Date of Patent: June 27, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Kosuke Tatsumura, Mari Matsumoto, Masato Oda, Koichiro Zaitsu, Shinichi Yasuda
-
Patent number: 9646686Abstract: According to one embodiment, a reconfigurable circuit includes circuit blocks arranged with a matrix of A rows and B columns. Each of the circuit blocks includes M row conductive lines, N column conductive lines crossing the row conductive lines, output inverters each having input and output terminals, the input terminal of each output inverter connected to corresponding one of the row conductive lines, input inverters each having input and output terminals, the output terminal of each input inverter connected to corresponding one of the column conductive lines, and resistance change elements between the row conductive lines and the column conductive lines, each of the resistance change elements including a first terminal and a second terminal, the first terminal being connected to corresponding one of the row conductive lines, the second terminal being connected to corresponding one of the column conductive lines.Type: GrantFiled: February 29, 2016Date of Patent: May 9, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Kosuke Tatsumura, Koichiro Zaitsu
-
Patent number: 9646665Abstract: A look-up table circuit of an embodiment includes: first wiring lines; second wiring lines; resistive change elements disposed to intersection regions of the first and second wiring lines, each resistive change element including a first electrode connected to a corresponding one of the first wiring lines, a second electrode connected to a corresponding one of the second wiring lines; and a resistive change layer disposed between the first electrode and the second electrode; a first controller controlling voltages applied to the first wiring lines; a second controller controlling voltages applied to the second wiring lines; and a multiplexer including input terminals connected to the first wiring lines and an output terminal.Type: GrantFiled: January 5, 2016Date of Patent: May 9, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Yinghao Ho, Koichiro Zaitsu, Shinichi Yasuda, Kosuke Tatsumura
-
Patent number: 9601190Abstract: A semiconductor integrated circuit according to an embodiment includes: N (?1) input wiring lines; M (?1) output wiring lines; N first wiring lines corresponding to the N input wiring lines; K (>M) second wiring lines crossing the N first wiring lines; a plurality of first resistive change elements disposed at intersections of the first wiring lines and the second wiring lines, each of the first resistive change elements including a first electrode connecting to a corresponding one of the first wiring lines, a second electrode connecting to a corresponding one of the second wiring lines, and a first resistive change layer disposed between the first electrode and the second electrode; a first controller controlling a voltage applied to the first wiring lines; a second controller controlling a voltage applied to the second wiring lines; and a selection circuit selecting M second wiring lines from the K second wiring lines.Type: GrantFiled: January 5, 2016Date of Patent: March 21, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Koichiro Zaitsu, Kosuke Tatsumura, Masato Oda
-
Publication number: 20170025353Abstract: An integrated circuit according to an embodiment includes: an anti-fuse element including a first terminal and a second terminal; a fuse element including a third terminal connected to the second terminal, and a fourth terminal; a first wiring line connected to the first terminal of the anti-fuse element; and a drive circuit configured to supply a plurality of potentials to the first terminal of the anti-fuse element, the drive circuit being connected to the first wiring line, the potentials being different from each other.Type: ApplicationFiled: July 18, 2016Publication date: January 26, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masato ODA, Mari MATSUMOTO, Kosuke TATSUMURA, Shinichi YASUDA
-
Patent number: 9530502Abstract: A configuration memory includes: memory cell including first and second MISFETs, each of the first and second MISFETs having a gate insulating layer, a source, a drain, and a gate, one of the source and the drain of the first MISFET being connected to a first bit line, the gate of the first MISFET being connected to a first word line, one of the source and the drain of the second MISFET being connected to a second bit line, the gate of the second MISFET being connected to the first word line; a sense amplifier having an output terminal and connected to the first and second bit lines; and a control circuit which is configured to write data in the memory cell by injecting carriers in the gate insulating layer of the first MISFET.Type: GrantFiled: March 18, 2015Date of Patent: December 27, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Kosuke Tatsumura
-
Patent number: 9514839Abstract: A nonvolatile memory according to an embodiment includes a memory cell, the memory cell including: a memory transistor including a source, a drain, a gate electrode disposed above a channel between the source and the drain, and a gate insulating film disposed between the channel and the gate electrode; and a fuse element disposed between the gate electrode and a wiring line to which the gate electrode of the memory transistor is connected.Type: GrantFiled: June 1, 2015Date of Patent: December 6, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Mari Matsumoto, Kosuke Tatsumura, Koichiro Zaitsu, Shinichi Yasuda
-
Publication number: 20160276025Abstract: According to one embodiment, a reconfigurable circuit includes circuit blocks arranged with a matrix of A rows and B columns. Each of the circuit blocks includes M row conductive lines, N column conductive lines crossing the row conductive lines, output inverters each having input and output terminals, the input terminal of each output inverter connected to corresponding one of the row conductive lines, input inverters each having input and output terminals, the output terminal of each input inverter connected to corresponding one of the column conductive lines, and resistance change elements between the row conductive lines and the column conductive lines, each of the resistance change elements including a first terminal and a second terminal, the first terminal being connected to corresponding one of the row conductive lines, the second terminal being connected to corresponding one of the column conductive lines.Type: ApplicationFiled: February 29, 2016Publication date: September 22, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kosuke TATSUMURA, Koichiro ZAITSU
-
Patent number: 9438243Abstract: A programmable logic circuit includes: first to third wiring lines, the second wiring lines intersecting with the first wiring lines; and cells provided in intersecting areas, at least one of cells including a first transistor and a programmable device with a first and second terminals, the first terminal connecting to one of a source and a drain of the first transistor, the second terminal being connected to one of the second wiring lines, the other of the source and the drain being connected to one of the first wiring lines, and a gate of the first transistor being connected to one of the third wiring lines. One of source and drain of each of the first cut-off transistors is connected to the one of the second wiring lines, and an input terminal of each of first CMOS inverters is connected to the other of the source and the drain.Type: GrantFiled: December 30, 2015Date of Patent: September 6, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Yasuda, Kosuke Tatsumura, Mari Matsumoto, Koichiro Zaitsu, Masato Oda
-
Patent number: 9431104Abstract: A reconfigurable circuit according to an embodiment includes: first wiring lines; second wiring lines crossing the first wiring lines; resistive change elements disposed in intersection regions of the first and second wiring lines, each of the resistive change elements including a first terminal connected to the one of the first wiring lines and a second terminal connected to the one of the second wiring lines, and being switchable between a low-resistance state and a high-resistance state; a first control circuit controlling a voltage to be applied to the first wiring lines; a second control circuit controlling a voltage to be applied to the second wiring lines; and current limiting elements corresponding to the second wiring lines, and controlling current flowing through the resistive change elements connected to the corresponding second wiring line.Type: GrantFiled: October 15, 2015Date of Patent: August 30, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Koichiro Zaitsu, Shinichi Yasuda, Kosuke Tatsumura, Mari Matsumoto, Masato Oda, Reika Ichihara