Patents by Inventor Kouji Matsuo
Kouji Matsuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8215153Abstract: A gas sensor including a detection element having a detection portion; a metal shell that surrounds the detection element so as to expose the detection portion to a measured atmosphere; an outer tube that is fixed to the metal shell so as to cover a rear end side of the detection element; and a seal member that is contained inside the outer tube, the seal member having a lead wire insertion hole and a through hole that penetrates in the axial direction; a tubular holding member made of a resin having a lower coefficient of thermal expansion than the seal member, the tubular holding member being held inside the through hole, the tubular holding member having a ventilation hole; and a filter that covers the ventilation hole, the filter being joined to the holding member, the filter blocking water from passing therethrough, and the filter having air permeability.Type: GrantFiled: September 2, 2009Date of Patent: July 10, 2012Assignee: NGK Spark Plug Co., Ltd.Inventors: Yoshiaki Matsubara, Takayoshi Atsumi, Kouji Matsuo, Kazuhiro Kouzaki, Masahiro Asai
-
Patent number: 8156790Abstract: The present invention provides a sensor capable of maintaining an electrical connection between the lead frame and an electrode terminal section of the detection element even when an inadequate external force is applied to a lead frame and a sensor production method capable of preventing the lead frame from buckling and being deformed into an inadequate shape. The lead frame (second lead frame) can inhibit movement of a second frame main body section axially toward a rear end side through engagement of a third locking surface of a second locking section with a second locking groove and can inhibit the second frame main body section from going apart from an inner surface of an insertion hole through engagement of a fourth locking surface of the second frame locking section, which faces an element engagement section side.Type: GrantFiled: November 6, 2008Date of Patent: April 17, 2012Assignee: NGK Spark Plug Co., LtdInventors: Kouji Matsuo, Satoshi Ishikawa
-
Patent number: 8148717Abstract: A manufacturing method for semiconductor device includes: forming an opening, in a surface of a semiconductor substrate being composed of first atom, the opening having an opening ratio y to an area of the surface of the semiconductor substrate ranging from 5 to 30%; forming an epitaxial layer in the opening, the epitaxial layer being made of a mixed crystal containing a second atom in a concentration ranging from 15 to 25%, and the second atom having a lattice constant different from a lattice constant of the first atom; implanting impurity ion into the epitaxial layer; and performing activation annealing at a predetermined temperature T, the predetermined temperature T being equal to or higher than 1150° C. and satisfies a relationship of y?1E-5exp (21541/T).Type: GrantFiled: January 28, 2011Date of Patent: April 3, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Ito, Yusuke Oshiki, Kouji Matsuo, Kenichi Yoshino, Takaharu Itani, Takuo Ohashi, Toshihiko Iinuma, Kiyotaka Miyano, Kunihiro Miyazaki
-
Publication number: 20120068145Abstract: According to one embodiment, a nonvolatile memory device includes a first interconnect, an insulating layer, a needle-like metal oxide, and a second interconnect. The insulating layer is provided on the first interconnect. The needle-like metal oxide pierces the insulating layer in a vertical direction. The second interconnect is provided on the insulating layer.Type: ApplicationFiled: September 6, 2011Publication date: March 22, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Kouji MATSUO
-
Patent number: 8138552Abstract: A semiconductor device according to an embodiment of the present invention includes a substrate, a gate insulation film formed on the substrate, a gate electrode formed on the gate insulation film, sidewall insulation films provided on side surfaces of the gate electrode, and stress application layers embedded in source and drain regions located, on a surface of the substrate, at a position which sandwiches the gate electrode, and applying stress to a channel region located under the gate insulation film in the substrate, a height of upper ends of interfaces between the substrate and the stress application layers being higher than a height of a lower end of an interface between the substrate and the gate insulation film.Type: GrantFiled: December 18, 2008Date of Patent: March 20, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Kouji Matsuo
-
Publication number: 20120020385Abstract: A sensor (101) is configured such that a seal member (71) is provided in a deformed manner through crimping of a portion of a tube (11) located toward a rear end (17c) of the tube (11). The seal member (71) is deformed such that a frontward-oriented surface (75), which is a bottom surface of a recess (74) formed in a front end (73) of the seal member (72), presses a rear end (45) of an insulation sheath (41) frontward. Consequently, a front end (21a) of a sensor element is pressed against a front end (12) of the tube (11) via the insulation sheath (41). By virtue of a pressing action induced by rubber-like elasticity, high sensor responsiveness is maintained over a long period of time.Type: ApplicationFiled: July 20, 2011Publication date: January 26, 2012Applicant: NGK SPARK PLUG CO., LTD.Inventors: Kouji MATSUO, Satoshi Ishikawa, Masamichi Ito, Satoshi Mogari
-
Publication number: 20110303958Abstract: According to one embodiment, a nonvolatile semiconductor memory includes control gates provided in an array form, the control gates passing through the first semiconductor layer, data recording layers between the first semiconductor layer and the control gates, two first conductive-type diffusion layers at two ends in the first direction of the first semiconductor layer, two second conductive-type diffusion layers at two ends in the second direction of the first semiconductor layer, select gate lines extending in the first direction on the first semiconductor layer, and word lines extending in the second direction on the select gate lines. The select gate lines function as select gates shared by select transistors connected between the control gates and the word lines arranged in the first direction. Each of the word lines is commonly connected to the control gates arranged in the second direction.Type: ApplicationFiled: June 9, 2011Publication date: December 15, 2011Inventors: Kouji MATSUO, Toshiyuki Enda, Nobutoshi Aoki, Toshihiko Iinuma
-
Publication number: 20110248361Abstract: A semiconductor device includes a semiconductor region, a source region, a drain region, a source extension region a drain extension region, a first gate insulation film, a second gate insulation film, and a gate electrode. The source region, drain region, source extension region and drain extension region are formed in a surface portion of the semiconductor region. The first gate insulation film is formed on the semiconductor region between the source extension region and the drain extension region. The first gate insulation film is formed of a silicon oxide film or a silicon oxynitride film having a nitrogen concentration of 15 atomic % or less. The second gate insulation film is formed on the first gate insulation film and contains nitrogen at a concentration of between 20 atomic % and 57 atomic %. The gate electrode is formed on the second gate insulation film.Type: ApplicationFiled: June 24, 2011Publication date: October 13, 2011Inventors: Takayuki ITO, Kyoichi SUGURO, Kouji MATSUO
-
Publication number: 20110233681Abstract: According to one embodiment, a semiconductor device includes: columnar gate electrodes that are separated from one another in a row on a semiconductor substrate; a gate insulating film that covers side faces of the columnar gate electrodes; a first semiconductor layer of a first conductivity type that is formed on the semiconductor substrate between the adjacent columnar gate electrodes; a insulating layer that is formed on the first semiconductor layer between the adjacent columnar gate electrodes; and a second semiconductor layer of a second conductivity type, which is different from the first conductivity type, that is formed on the insulating layer between the adjacent columnar gate electrodes. In the semiconductor device, a first MOSFET of the first conductivity type that uses the first semiconductor layer as a channel is formed, and a second MOSFET of the second conductivity type that uses the second semiconductor layer as a channel is formed.Type: ApplicationFiled: March 16, 2011Publication date: September 29, 2011Inventor: Kouji MATSUO
-
Publication number: 20110212589Abstract: A semiconductor device manufacturing method has forming a metal film containing platinum by depositing a metal on a source/drain diffusion layer primarily made of silicon formed on a semiconductor substrate and on a device isolation insulating film; forming a silicide film by silicidation of an upper part of the source/drain diffusion layer by causing a reaction between silicon in the source/drain diffusion layer and the metal on the source/drain diffusion layer by a first heating processing; forming a metal oxide film by a oxidation processing to oxidize selectively at least a surface of the metal film on the device isolation insulating film; increasing the concentration of silicon in the silicide film by a second heating processing; and selectively removing the metal oxide film and an unreacted part of the metal film on the device isolation insulating film.Type: ApplicationFiled: May 11, 2011Publication date: September 1, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kouji Matsuo, Kazuhiko Nakamura
-
Patent number: 7989903Abstract: A semiconductor device includes a semiconductor region, a source region, a drain region, a source extension region a drain extension region, a first gate insulation film, a second gate insulation film, and a gate electrode. The source region, drain region, source extension region and drain extension region are formed in a surface portion of the semiconductor region. The first gate insulation film is formed on the semiconductor region between the source extension region and the drain extension region. The first gate insulation film is formed of a silicon oxide film or a silicon oxynitride film having a nitrogen concentration of 15 atomic % or less. The second gate insulation film is formed on the first gate insulation film and contains nitrogen at a concentration of between 20 atomic % and 57 atomic %. The gate electrode is formed on the second gate insulation film.Type: GrantFiled: April 9, 2010Date of Patent: August 2, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Ito, Kyoichi Suguro, Kouji Matsuo
-
Patent number: 7981795Abstract: A semiconductor device manufacturing method has forming a metal film containing platinum by depositing a metal on a source/drain diffusion layer primarily made of silicon formed on a semiconductor substrate and on a device isolation insulating film; forming a silicide film by silicidation of an upper part of the source/drain diffusion layer by causing a reaction between silicon in the source/drain diffusion layer and the metal on the source/drain diffusion layer by a first heating processing; forming a metal oxide film by a oxidation processing to oxidize selectively at least a surface of the metal film on the device isolation insulating film; increasing the concentration of silicon in the silicide film by a second heating processing; and selectively removing the metal oxide film and an unreacted part of the metal film on the device isolation insulating film.Type: GrantFiled: June 16, 2009Date of Patent: July 19, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kouji Matsuo, Kazuhiko Nakamura
-
Publication number: 20110127578Abstract: A manufacturing method for semiconductor device includes: forming an opening, in a surface of a semiconductor substrate being composed of first atom, the opening having an opening ratio y to an area of the surface of the semiconductor substrate ranging from 5 to 30%; forming an epitaxial layer in the opening, the epitaxial layer being made of a mixed crystal containing a second atom in a concentration ranging from 15 to 25%, and the second atom having a lattice constant different from a lattice constant of the first atom; implanting impurity ion into the epitaxial layer; and performing activation annealing at a predetermined temperature T, the predetermined temperature T being equal to or higher than 1150° C. and satisfies a relationship of y?1E-5exp (21541/T).Type: ApplicationFiled: January 28, 2011Publication date: June 2, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Takayuki Ito, Yusuke Oshiki, Kouji Matsuo, Kenichi Yoshino, Takaharu Itani, Takuo Ohashi, Toshihiko Iinuma, Kiyotaka Miyano, Kunihiro Miyazaki
-
Patent number: 7939891Abstract: A semiconductor device includes a dielectric film and gate electrode that are stacked on a substrate, sidewalls formed to cover the side surfaces of the electrode and dielectric film, and SiGe films formed to sandwich the sidewalls, electrode and dielectric film, filled in portions separated from the sidewalls, having upper portions higher than the surface of the substrate and having silicide layers formed on regions of exposed from the substrate. The lower portion of the SiGe film that faces the electrode is formed to extend in a direction perpendicular to the surface of the substrate and the upper portion is inclined and separated farther apart from the gate electrode as the upper portion is separated away from the surface of the substrate. The surface of the silicide layer of the SiGe film that faces the gate electrode is higher than the channel region.Type: GrantFiled: March 23, 2009Date of Patent: May 10, 2011Assignees: Kabushiki Kaisha Toshiba, Sony CorporationInventors: Kouji Matsuo, Katsunori Yahashi, Takashi Shinyama
-
Patent number: 7935235Abstract: In a method of manufacturing a sensor, firstly, a plate-type detection element is inserted through an element-insertion through-hole of a first powder-compacted ring. Secondly, a flange section including at least the first powder-compacted ring is integrally assembled to the plate-type detection element, applying axially compressive pressure to the first powder-compacted ring so as to compressively deform the first powder-compacted ring such that the cross-sectional area of the element-insertion through-hole is reduced. Thirdly, the flange section is engaged, directly or via an intermediate member, with the stepped portion of the metallic shell at the time of disposing of the plate-type detection element in the through-hole of the metallic shell. A sensor prepared by the method is also disclosed.Type: GrantFiled: January 9, 2008Date of Patent: May 3, 2011Assignee: NGK Spark Plug Co., Ltd.Inventors: Kouji Matsuo, Satoshi Ishikawa
-
Patent number: 7902030Abstract: A manufacturing method for semiconductor device includes: forming an opening, in a surface of a semiconductor substrate being composed of first atom, the opening having an opening ratio y to an area of the surface of the semiconductor substrate ranging from 5 to 30%; forming an epitaxial layer in the opening, the epitaxial layer being made of a mixed crystal containing a second atom in a concentration ranging from 15 to 25%, and the second atom having a lattice constant different from a lattice constant of the first atom; implanting impurity ion into the epitaxial layer; and performing activation annealing at a predetermined temperature T, the predetermined temperature T being equal to or higher than 1150° C. and satisfies a relationship of y?1E-5exp(21541/T).Type: GrantFiled: June 12, 2009Date of Patent: March 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Ito, Yusuke Oshiki, Kouji Matsuo, Kenichi Yoshino, Takaharu Itani, Takuo Ohashi, Toshihiko Iinuma, Kiyotaka Miyano, Kunihiro Miyazaki
-
Patent number: 7902603Abstract: A semiconductor device has plural columnar gate electrodes for plural MOSFETs formed in a row separately on a semiconductor substrate, and a semiconductor region which is formed in a part between the neighboring two columnar gate electrodes of the plural columnar gate electrodes to form a channel of the MOSFETs.Type: GrantFiled: November 25, 2009Date of Patent: March 8, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Kouji Matsuo
-
Patent number: 7781848Abstract: A semiconductor device includes a semiconductor region, a source region, a drain region, a source extension region a drain extension region, a first gate insulation film, a second gate insulation film, and a gate electrode. The source region, drain region, source extension region and drain extension region are formed in a surface portion of the semiconductor region. The first gate insulation film is formed on the semiconductor region between the source extension region and the drain extension region. The first gate insulation film is formed of a silicon oxide film or a silicon oxynitride film having a nitrogen concentration of 15 atomic % or less. The second gate insulation film is formed on the first gate insulation film and contains nitrogen at a concentration of between 20 atomic % and 57 atomic %. The gate electrode is formed on the second gate insulation film.Type: GrantFiled: February 12, 2007Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Ito, Kyoichi Suguro, Kouji Matsuo
-
Patent number: 7772076Abstract: A method of manufacturing a semiconductor device includes forming a dummy gate wiring layer having a side surface and an upper surface on a first area of one major surface of a substrate, the major surface of the substrate including the first area and a second area, thereafter, forming a semiconductor film on the second area of the major surface of the substrate by using epitaxial growth, the semiconductor film having a thickness smaller than a thickness of the dummy gate wiring layer, and forming, on the semiconductor film, a gate sidewall which is made of an insulator and covers the side surface of the dummy gate wiring layer.Type: GrantFiled: March 9, 2007Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Yagishita, Kouji Matsuo, Yasushi Akasaka, Kyoichi Suguro, Yoshitaka Tsunashima
-
Publication number: 20100193874Abstract: A semiconductor device includes a semiconductor region, a source region, a drain region, a source extension region a drain extension region, a first gate insulation film, a second gate insulation film, and a gate electrode. The source region, drain region, source extension region and drain extension region are formed in a surface portion of the semiconductor region. The first gate insulation film is formed on the semiconductor region between the source extension region and the drain extension region. The first gate insulation film is formed of a silicon oxide film or a silicon oxynitride film having a nitrogen concentration of 15 atomic % or less. The second gate insulation film is formed on the first gate insulation film and contains nitrogen at a concentration of between 20 atomic % and 57 atomic %. The gate electrode is formed on the second gate insulation film.Type: ApplicationFiled: April 9, 2010Publication date: August 5, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Ito, Kyoichi Suguro, Kouji Matsuo