Patents by Inventor Kun-Hsien Lin
Kun-Hsien Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978809Abstract: A transient voltage suppression device includes at least one P-type lightly-doped structure and at least one electrostatic discharge structure. The electrostatic discharge structure includes an N-type lightly-doped well, an N-type well, a first P-type heavily-doped area, and a first N-type heavily-doped area. The N-type lightly-doped well is formed in the P-type lightly-doped structure. The N-type well is formed in the N-type lightly-doped well. The doping concentration of the N-type lightly-doped well is less than that of the N-type well. The first P-type heavily-doped area is formed in the N-type well. The first N-type heavily-doped area is formed in the P-type lightly-doped structure.Type: GrantFiled: June 27, 2022Date of Patent: May 7, 2024Assignee: AMAZING MICROELECTRONIC CORP.Inventors: Chih-Wei Chen, Kuan-Yu Lin, Kun-Hsien Lin
-
Patent number: 11966546Abstract: A display device includes a base layer, a touch sensing layer, a light guide module and a display panel. The touch sensing layer is disposed on the base layer. The light guide module is disposed on the touch sensing layer. The touch sensing layer is located between the light guide module and the display panel, and the touch sensing layer and one of the light guide module and the display panel have no adhesive material therebetween.Type: GrantFiled: August 19, 2021Date of Patent: April 23, 2024Assignee: E Ink Holdings Inc.Inventors: Chen-Cheng Lin, Chia-I Liu, Kun-Hsien Lee, Hung-Wei Tseng
-
Publication number: 20240128876Abstract: A switching control circuit for use in controlling a resonant flyback power converter generates a first driving signal and a second driving signal. The first driving signal is configured to turn on the first transistor to generate a first current to magnetize a transformer and charge a resonant capacitor. The transformer and charge a resonant capacitor are connected in series. The second driving signal is configured to turn on the second transistor to generate a second current to discharge the resonant capacitor. During a power-on period of the resonant flyback power converter, the second driving signal includes a plurality of short-pulses configured to turn on the second transistor for discharging the resonant capacitor. A pulse-width of the short-pulses of the second driving signal is short to an extent that the second current does not exceed a current limit threshold.Type: ApplicationFiled: June 15, 2023Publication date: April 18, 2024Inventors: Yu-Chang Chen, Ta-Yung Yang, Kun-Yu Lin, Fu-Ciao Syu, Chia-Hsien Yang, Hsin-Yi Wu
-
Publication number: 20240120844Abstract: A resonant flyback power converter includes: a first and a second transistors which form a half-bridge circuit for switching a transformer and a resonant capacitor to generate an output voltage; a current-sense device for sensing a switching current of the half-bridge circuit to generate a current-sense signal; and a switching control circuit generating a first and a second driving signals for controlling the first and the second transistors. The turn-on of the first driving signal controls the half-bridge circuit to generate a positive current to magnetize the transformer and charge the resonant capacitor. The turn-on of the second driving signal controls the half-bridge circuit to generate a negative current to discharge the resonant capacitor. The switching control circuit turns off the first transistor when the positive current exceeds a positive-over-current threshold, and/or, turns off the second transistor when the negative current exceeds a negative-over-current threshold.Type: ApplicationFiled: April 10, 2023Publication date: April 11, 2024Inventors: Kun-Yu LIN, Ta-Yung YANG, Yu-Chang CHEN, Hsin-Yi WU, Fu-Ciao SYU, Chia-Hsien YANG
-
Publication number: 20240110948Abstract: A method for producing a probe card comprises the steps of: providing a carrier board, wherein a surface of the carrier board has at least one probe guiding portion; and generating a probe on the probe guiding portion by performing additive manufacturing with a conductive material directly on the at least one probe guiding portion to generate the probe, wherein the additive manufacturing comprises directly layering the conductive material on the probe guiding portion.Type: ApplicationFiled: February 18, 2022Publication date: April 4, 2024Inventors: Kun-Hsien LIN, Edgar HEPP, Wabe KOELMANS, Patrik SCHUERCH
-
Publication number: 20230420576Abstract: A transient voltage suppression device includes at least one P-type lightly-doped structure and at least one electrostatic discharge structure. The electrostatic discharge structure includes an N-type lightly-doped well, an N-type well, a first P-type heavily-doped area, and a first N-type heavily-doped area. The N-type lightly-doped well is formed in the P-type lightly-doped structure. The N-type well is formed in the N-type lightly-doped well. The doping concentration of the N-type lightly-doped well is less than that of the N-type well. The first P-type heavily-doped area is formed in the N-type well. The first N-type heavily-doped area is formed in the P-type lightly-doped structure.Type: ApplicationFiled: June 27, 2022Publication date: December 28, 2023Applicant: AMAZING MICROELECTRONIC CORP.Inventors: Chih-Wei CHEN, Kuan-Yu LIN, Kun-Hsien LIN
-
Patent number: 11797906Abstract: State estimation and sensor fusion switching methods for autonomous vehicles thereof are provided. The autonomous vehicle includes at least one sensor, at least one actuator and a processor, and is configured to transfer and transport an object. In the method, a task instruction for moving the object and data required for executing the task instruction are received. The task instruction is divided into a plurality of work stages according to respective mapping locations, and each of the work stages is mapped to one of a transport state and an execution state, so as to establish a semantic hierarchy. A current location of the autonomous vehicle is detected by using the sensor and mapped to one of the work stages in the semantic hierarchy, so as to estimate a current state of the autonomous vehicle.Type: GrantFiled: December 18, 2019Date of Patent: October 24, 2023Assignee: Industrial Technology Research InstituteInventors: Xin-Lan Liao, Kun-Hsien Lin, Lih-Guong Jang, Wei-Liang Wu, Yi-Yuan Chen
-
Publication number: 20230223398Abstract: A bidirectional electrostatic discharge protection device includes at least one bipolar junction transistor and at least one silicon-controlled rectifier. The silicon-controlled rectifier is coupled to the bipolar junction transistor in series. The absolute value of the breakdown voltage of the bipolar junction transistor is lower than that of the silicon-controlled rectifier and the absolute value of the holding voltage of the bipolar junction transistor is higher than that of the silicon-controlled rectifier when an electrostatic discharge voltage is applied to the bipolar junction transistor and the silicon-controlled rectifier.Type: ApplicationFiled: January 11, 2022Publication date: July 13, 2023Inventors: CHIH-WEI CHEN, MEI-LIAN FAN, KUN-HSIEN LIN
-
Publication number: 20230215864Abstract: A bidirectional electrostatic discharge protection device includes a first transient voltage suppressor chip, a second transient voltage suppressor chip, a first conductive wire, and a second conductive wire. The first transient voltage suppressor chip includes a first diode and a first bipolar junction transistor. The first diode and the first bipolar junction transistor are electrically connected to a first pin. The second transient voltage suppressor chip includes a second diode and a second bipolar junction transistor. The second diode and the second bipolar junction transistor are electrically connected to a second pin. The first conductive wire is electrically connected between the first diode and the second bipolar junction transistor. The second conductive wire is electrically connected between the second diode and the first bipolar junction transistor.Type: ApplicationFiled: January 3, 2022Publication date: July 6, 2023Inventors: Tun-Chih YANG, Zi-Ping CHEN, Kun-Hsien LIN
-
Publication number: 20230168298Abstract: A diode test module and method applicable to the diode test module are provided. A substrate having first conductivity type and an epitaxial layer having second conductivity type on the substrate are formed. A well region having first conductivity type is formed in the epitaxial layer. A first and second heavily doped region having second conductivity type are theoretically formed in the well and connected to a first and second I/O terminal, respectively. Isolation trench is formed there in between for electrical isolation. A monitor cell comprising a third and fourth heavily doped region is provided in a current conduction path between the first and second I/O terminal when inputting an operation voltage. By employing the monitor cell, the invention achieves to determine if the well region is missing by measuring whether a leakage current is generated without additional testing equipment and time for conventional capacitance measurements.Type: ApplicationFiled: November 29, 2021Publication date: June 1, 2023Inventors: CHIH-TING YEH, SUNG CHIH HUANG, KUN-HSIEN LIN, CHE-HAO CHUANG
-
Patent number: 11652097Abstract: A transient voltage suppression device includes a P-type semiconductor layer, a first N-type well, a first N-type heavily-doped area, a first P-type heavily-doped area, a second P-type heavily-doped area, and a second N-type heavily-doped area. The first N-type well and the second N-type heavily-doped area are formed in the layer. The first P-type heavily-doped area is formed in the first N-type well. The first P-type heavily-doped area is spaced from the bottom of the first N-type well. The second P-type heavily-doped area is formed within the first N-type well and spaced from the sidewall of the first N-type well. The second P-type heavily-doped area is formed between the first P-type heavily-doped area and the second N-type heavily-doped area.Type: GrantFiled: November 30, 2020Date of Patent: May 16, 2023Assignee: AMAZING MICROELECTRONIC CORP.Inventors: Tun-Chih Yang, Zi-Ping Chen, Kun-Hsien Lin
-
Patent number: 11631062Abstract: A voucher verification auxiliary method is provided, including: when a user device is approaching a voucher verification auxiliary device, generating an encryption key for the user device to encrypt voucher data with the encryption key to generate first encrypted data; reading and decrypting the first encrypted data to obtain the voucher data; encrypting the voucher data to generate and transmit second encrypted data to a verification center; decrypting the second encrypted data to obtain the voucher data, generating a verification result after verifying the voucher data, encrypting the verification result to become third encrypted data, and transmitting the third encrypted data back to the voucher verification auxiliary device; decrypting the third encrypted data to obtain the verification result; transmitting the verification result to a voucher receiving terminal. A voucher verification auxiliary device and a voucher verification auxiliary system are also provided.Type: GrantFiled: January 9, 2019Date of Patent: April 18, 2023Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yi-Yuan Chen, Kun-Hsien Lin, Yi-Chang Wang, Yao-Tai Tseng
-
Publication number: 20230010423Abstract: A multi-channel transient voltage suppression device includes a semiconductor substrate, a semiconductor layer, at least two bidirectional transient voltage suppression structures, and at least one isolation trench. The semiconductor substrate, having a first conductivity type, is coupled to a grounding terminal. The semiconductor layer, having a second conductivity type opposite to the first conductivity type, is formed on the semiconductor substrate. The bidirectional transient voltage suppression structures are formed in the semiconductor layer. Each bidirectional transient voltage suppression structure is coupled to an input/output (I/O) pin and the grounding terminal. The isolation trench is formed in the semiconductor substrate and the semiconductor layer and formed between the bidirectional transient voltage suppression structures. The isolation trench has a height larger than the height of the semiconductor layer and surrounds the bidirectional transient voltage suppression structures.Type: ApplicationFiled: July 6, 2021Publication date: January 12, 2023Applicant: AMAZING MICROELECTRONIC CORP.Inventors: Tun-Chih YANG, Zi-Ping CHEN, Kun-Hsien LIN
-
Publication number: 20220173093Abstract: A transient voltage suppression device includes a P-type semiconductor layer, a first N-type well, a first N-type heavily-doped area, a first P-type heavily-doped area, a second P-type heavily-doped area, and a second N-type heavily-doped area. The first N-type well and the second N-type heavily-doped area are formed in the layer. The first P-type heavily-doped area is formed in the first N-type well. The first P-type heavily-doped area is spaced from the bottom of the first N-type well. The second P-type heavily-doped area is formed within the first N-type well and spaced from the sidewall of the first N-type well. The second P-type heavily-doped area is formed between the first P-type heavily-doped area and the second N-type heavily-doped area.Type: ApplicationFiled: November 30, 2020Publication date: June 2, 2022Applicant: AMAZING MICROELECTRONIC CORP.Inventors: Tun-Chih Yang, Zi-Ping CHEN, Kun-Hsien LIN
-
Patent number: 11349017Abstract: A bidirectional electrostatic discharge protection device and a method for fabricating the same is disclosed. The protection device includes a heavily-doped semiconductor substrate, a first semiconductor epitaxial layer, a second semiconductor epitaxial layer, a heavily-doped area, and a lightly-doped area. The substrate, the heavily-doped area, and the lightly-doped area have a first conductivity type and the epitaxial layers have a second conductivity type. The first semiconductor epitaxial layer and the second semiconductor epitaxial layer are sequentially formed on the substrate, and the heavily-doped area and the lightly-doped area are formed in the second semiconductor epitaxial layer.Type: GrantFiled: June 23, 2020Date of Patent: May 31, 2022Assignee: Amazing Microelectronic Corp.Inventors: Chih-Wei Chen, Kun-Hsien Lin
-
Publication number: 20220052035Abstract: A vertical electrostatic discharge protection device includes a heavily-doped semiconductor substrate, a first semiconductor epitaxial layer, a first doped buried layer, a second semiconductor epitaxial layer, a first doped well, at least one second doped well, and a first heavily-doped area. The epitaxial layers are stacked on the substrate. The first doped buried layer is formed in the first semiconductor epitaxial layer. The first doped well is formed in the second semiconductor epitaxial layer. The first doped well is formed on the first doped buried layer, and the doping concentration of the first doped well is lower than that of the first doped buried layer. The second doped well is formed in the second semiconductor epitaxial layer. The second doped well is adjacent to the first doped well.Type: ApplicationFiled: August 14, 2020Publication date: February 17, 2022Inventors: CHING-WEN WANG, CHIH-WEI CHEN, MEI-LIAN FAN, KUN-HSIEN LIN
-
Publication number: 20210399117Abstract: A bidirectional electrostatic discharge protection device and a method for fabricating the same is disclosed. The protection device includes a heavily-doped semiconductor substrate, a first semiconductor epitaxial layer, a second semiconductor epitaxial layer, a heavily-doped area, and a lightly-doped area. The substrate, the heavily-doped area, and the lightly-doped area have a first conductivity type and the epitaxial layers have a second conductivity type. The first semiconductor epitaxial layer and the second semiconductor epitaxial layer are sequentially formed on the substrate, and the heavily-doped area and the lightly-doped area are formed in the second semiconductor epitaxial layer.Type: ApplicationFiled: June 23, 2020Publication date: December 23, 2021Inventors: CHIH-WEI CHEN, KUN-HSIEN LIN
-
Publication number: 20210188315Abstract: State estimation and sensor fusion switching methods for autonomous vehicles thereof are provided. The autonomous vehicle includes at least one sensor, at least one actuator and a processor, and is configured to transfer and transport an object. In the method, a task instruction for moving the object and data required for executing the task instruction are received. The task instruction is divided into a plurality of work stages according to respective mapping locations, and each of the work stages is mapped to one of a transport state and an execution state, so as to establish a semantic hierarchy. A current location of the autonomous vehicle is detected by using the sensor and mapped to one of the work stages in the semantic hierarchy, so as to estimate a current state of the autonomous vehicle.Type: ApplicationFiled: December 18, 2019Publication date: June 24, 2021Applicant: Industrial Technology Research InstituteInventors: Xin-Lan Liao, Kun-Hsien Lin, Lih-Guong Jang, Wei-Liang Wu, Yi-Yuan Chen
-
Patent number: 10985155Abstract: An embedded NMOS triggered silicon controlled rectification device includes a P-type substrate, at least one rectifying zone, and at least one trigger. The rectifying zone includes a first N-type heavily doped area, an N-type well, and a first P-type heavily doped area. Alternatively, the device includes an N-type substrate, a first P-type well, at least one rectifying zone, and at least one trigger. The rectifying zone includes a second P-type well, a first N-type heavily doped area, and a first P-type heavily doped area. The trigger cooperates with the P-type substrate or the first P-type well to form at least one NMOSFET. The trigger is independent to the rectifying zone. The first P-type heavily doped area is arranged between the trigger and the first N-type heavily doped area.Type: GrantFiled: September 26, 2019Date of Patent: April 20, 2021Assignee: Amazing Microelectronic Corp.Inventors: Kun-Hsien Lin, Zi-Ping Chen, Che-Hao Chuang, Tun-Chih Yang
-
Publication number: 20210098445Abstract: An embedded NMOS triggered silicon controlled rectification device includes a P-type substrate, at least one rectifying zone, and at least one trigger. The rectifying zone includes a first N-type heavily doped area, an N-type well, and a first P-type heavily doped area. Alternatively, the device includes an N-type substrate, a first P-type well, at least one rectifying zone, and at least one trigger. The rectifying zone includes a second P-type well, a first N-type heavily doped area, and a first P-type heavily doped area. The trigger cooperates with the P-type substrate or the first P-type well to form at least one NMOSFET. The trigger is independent to the rectifying zone. The first P-type heavily doped area is arranged between the trigger and the first N-type heavily doped area.Type: ApplicationFiled: September 26, 2019Publication date: April 1, 2021Inventors: KUN-HSIEN LIN, ZI-PING CHEN, CHE-HAO CHUANG, TUN-CHIH YANG