Patents by Inventor Kun-Hsien Lin
Kun-Hsien Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130113053Abstract: A semiconductor structure includes a substrate, a dielectric layer and a fluoride metal layer. The dielectric layer is located on the substrate. The fluoride metal layer is located on the dielectric layer. Furthermore, the present invention also provides a semiconductor process to form said semiconductor structure.Type: ApplicationFiled: November 3, 2011Publication date: May 9, 2013Inventors: Kun-Hsien Lin, Chun-Hsien Lin, Hsin-Fu Huang
-
Patent number: 8431999Abstract: A low capacitance transient voltage suppressor is disclosed. The suppressor comprises an N-type heavily doped substrate and an epitaxial layer formed on the substrate. At least one steering diode structure formed in the epitaxial layer comprises a diode lightly doped well and a first P-type lightly doped well, wherein a P-type heavily doped area is formed in the diode lightly doped well and a first N-type heavily doped area and a second P-type heavily doped area are formed in the first P-type lightly doped well. A second P-type lightly doped well having two N-type heavily doped areas is formed in the epitaxial layer. In addition, an N-type heavily doped well and at least one deep isolation trench are formed in the epitaxial layer, wherein the trench has a depth greater than or equal to depths of all the doped wells, so as to separate at least one doped well.Type: GrantFiled: March 25, 2011Date of Patent: April 30, 2013Assignee: Amazing Microelectronic Corp.Inventors: Yu-Shu Shen, Kun-Hsien Lin, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Publication number: 20130003242Abstract: A transient voltage suppressor (TVS) for multiple pin assignments is disclosed. The suppressor comprises at least two cascade-diode circuits in parallel to each other and an electrostatic-discharge clamp element in parallel to each cascade-diode circuit and connected with a low voltage. One cascade-diode circuit is connected with a high voltage, and the other cascade-diode circuits are respectively connected with I/O pins. Each cascade-diode circuit further comprises a first diode and a second diode cascaded to the first diode, wherein a node between the first diode and the second diode is connected with the high voltage or the one I/O pin. The design of the present invention can meet several bounding requirements. It is flexible different pin assignments of TVS parts.Type: ApplicationFiled: September 12, 2012Publication date: January 3, 2013Inventors: Kun-Hsien LIN, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Publication number: 20120322218Abstract: A method for fabricating a semiconductor device includes the following steps. Firstly, a dummy gate structure having a dummy gate electrode layer is provided. Then, the dummy gate electrode layer is removed to form an opening in the dummy gate structure, thereby exposing an underlying layer beneath the dummy gate electrode layer. Then, an ammonium hydroxide treatment process is performed to treat the dummy gate structure. Afterwards, a metal material is filled into the opening.Type: ApplicationFiled: June 16, 2011Publication date: December 20, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chien-Ming LAI, Yi-Wen Chen, Zhi-Cheng Lee, Tong-Jyun Huang, Che-Hua Hsu, Kun-Hsien Lin, Tzung-Ying Lee, Chi-Mao Hsu, Hsin-Fu Huang, Chin-Fu Lin
-
Publication number: 20120319179Abstract: A metal gate includes a substrate, a gate dielectric layer, a work function metal layer, an aluminum nitride layer and a stop layer. The gate dielectric layer is located on the substrate. The work function metal layer is located on the gate dielectric layer. The aluminum nitride layer is located on the work function metal layer. The stop layer is located on the aluminum nitride layer.Type: ApplicationFiled: June 16, 2011Publication date: December 20, 2012Inventors: Hsin-Fu Huang, Zhi-Cheng Lee, Chi-Mao Hsu, Chin-Fu Lin, Kun-Hsien Lin, Tzung-Ying Lee, Min-Chuan Tsai
-
Publication number: 20120292721Abstract: A method of fabricating a semiconductor device includes following steps. A substrate is provided, wherein a first dielectric layer having a trench therein is formed on the substrate, a source/drain region is formed in the substrate at two sides of the trench, and a second dielectric layer is formed on the substrate in the trench. A first physical vapor deposition process is performed to form a Ti-containing metal layer in the trench. A second physical vapor deposition process is performed to form an Al layer on the Ti-containing metal layer in the trench. A thermal process is performed to anneal the Ti-containing metal layer and the Al layer so as to form a work function metal layer. A metal layer is formed to fill the trench.Type: ApplicationFiled: May 17, 2011Publication date: November 22, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Hsin-Fu Huang, Kun-Hsien Lin, Chi-Mao Hsu, Min-Chuan Tsai, Tzung-Ying Lee, Chin-Fu Lin
-
Patent number: 8304838Abstract: An electrostatic discharge protection device structure is disclosed, which comprises a semiconductor substrate and an N-type epitaxial layer arranged on the semiconductor substrate. At least one snapback cascade structure is arranged in the N-type epitaxial layer, wherein the snapback cascade structure further comprises first and second P-type wells arranged in the N-type epitaxial layer. First and second heavily doped areas arranged in the first P-type well respectively belong to opposite types. And, third and fourth heavily doped areas arranged in the second P-type well respectively belong to opposite types, wherein the second and third heavily doped areas respectively belong to opposite types and are electrically connected with each other. When the first heavily doped area receives an ESD signal, an ESD current flows from the first heavily doped area to the fourth heavily doped area through the first P-type well, the N-type epitaxial layer, and the second P-type well.Type: GrantFiled: August 23, 2011Date of Patent: November 6, 2012Assignee: Amazing Microelectronics Corp.Inventors: Zi-Ping Chen, Tung-Yang Chen, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Publication number: 20120273902Abstract: A gate stack structure with an etch stop layer is provided. The gate stack structure is formed over a substrate. A spacer is formed on a sidewall of the gate stack structure. The gate stack structure includes a gate dielectric layer, a barrier layer, a repair layer and the etch stop layer. The gate dielectric layer is formed on the substrate. The barrier layer is formed on the gate dielectric layer. The barrier layer and an inner sidewall of the spacer collectively define a trench. The repair layer is formed on the barrier layer and an inner wall of the trench. The etch stop layer is formed on the repair layer.Type: ApplicationFiled: April 27, 2011Publication date: November 1, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Kun-Hsien LIN, Hsin-Fu Huang, Chi-Mao Hsu, Chin-Fu Lin, Chun-Yuan Wu
-
Publication number: 20120261770Abstract: A metal gate structure includes a high-K gate dielectric layer, an N-containing layer, a work function metal layer, and an N-trapping layer. The N-containing layer is positioned between the work function metal layer and the high-K gate dielectric layer. The N-trapping layer is positioned between the work function metal layer and the high-K gate dielectric layer, and the N-trapping layer contains no nitrogen or low-concentration nitrogen.Type: ApplicationFiled: April 14, 2011Publication date: October 18, 2012Inventors: Kun-Hsien Lin, Hsin-Fu Huang, Tzung-Ying Lee, Min-Chuan Tsai, Chi-Mao Hsu, Chin-Fu Lin
-
Publication number: 20120256275Abstract: A manufacturing method of a metal gate structure includes first providing a substrate having a dummy gate formed thereon. The dummy gate includes a high-K gate dielectric layer, a bottom barrier layer, a first etch stop layer and a sacrificial layer sequentially and upwardly stacked on the substrate. Then, the sacrificial layer is removed to form a gate trench with the first etch stop layer exposed on the bottom of the gate trench. After forming the gate trench, a first work function metal layer is formed in the gate trench.Type: ApplicationFiled: April 6, 2011Publication date: October 11, 2012Inventors: Hsin-Fu Huang, Chi-Mao Hsu, Kun-Hsien Lin, Chin-Fu Lin, Tzung-Ying Lee, Min-Chuan Tsai, Yi-Wei Chen, Bin-Siang Tsai, Ted Ming-Lang Guo, Ger-Pin Lin, Yu-Ling Liang, Yen-Ming Chen, Tsai-Yu Wen
-
Publication number: 20120250285Abstract: An electronic apparatus includes a first casing, a shielding component, a waveguide component and an electronic component. The first casing includes a surface. The shielding component is disposed at the surface. The waveguide component is disposed at the surface and located above the shielding component. The waveguide component and the shielding component are integratedly formed. The electronic component is disposed at the surface and electrically connected to the waveguide component. The electronic apparatus can reduce manufacture cost, labor cost, and the thickness of the display screen.Type: ApplicationFiled: March 16, 2012Publication date: October 4, 2012Inventors: Pei-Yang Lin, Kun-Hsien Lin
-
Publication number: 20120241903Abstract: A low capacitance transient voltage suppressor is disclosed. The suppressor comprises an N-type heavily doped substrate and an epitaxial layer formed on the substrate. At least one steering diode structure formed in the epitaxial layer comprises a diode lightly doped well and a first P-type lightly doped well, wherein a P-type heavily doped area is formed in the diode lightly doped well and a first N-type heavily doped area and a second P-type heavily doped area are formed in the first P-type lightly doped well. A second P-type lightly doped well having two N-type heavily doped areas is formed in the epitaxial layer. In addition, an N-type heavily doped well and at least one deep isolation trench are formed in the epitaxial layer, wherein the trench has a depth greater than or equal to depths of all the doped wells, so as to separate at least one doped well.Type: ApplicationFiled: March 25, 2011Publication date: September 27, 2012Inventors: Yu-Shu SHEN, Kun-Hsien Lin, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Patent number: 8237193Abstract: A lateral transient voltage suppressor for low-voltage applications. The suppressor includes an N-type heavily doped substrate and at least two clamp diode structures horizontally arranged in the N-type heavily doped substrate. Each clamp diode structure further includes a clamp well arranged in the N-type heavily doped substrate and having a first heavily doped area and a second heavily doped area. The first and second heavily doped areas respectively belong to opposite conductivity types. There is a plurality of deep isolation trenches arranged in the N-type heavily doped substrate and having a depth greater than depth of the clamp well. The deep isolation trenches can separate each clamp well. The present invention avoids the huge leakage current to be suitable for low-voltage application.Type: GrantFiled: July 15, 2010Date of Patent: August 7, 2012Assignee: Amazing Microelectronic Corp.Inventors: Che-Hao Chuang, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Patent number: 8232601Abstract: The present invention relates a transient voltage suppressor (TVS) for directional ESD protection. The TVS includes: a conductivity type substrate; a first type lightly doped region, having a first type heavily doped region arranged therein; a second type lightly doped region, having a second type heavily doped region and a third type heavily doped region arranged therein; a third type lightly doped region, having a fourth type heavily doped region arranged therein; a plurality of closed isolation trenches, arranged on the conductivity type substrate, wherein at least one of the plurality of closed isolation trenches is neighbored one of the type lightly doped regions; and a first pin. Accordingly, the TVS of present invention may adaptively provide effective ESD protection under positive and negative ESD stresses, improve the efficiency of ESD protection within the limited layout area.Type: GrantFiled: May 18, 2012Date of Patent: July 31, 2012Assignee: Amazing Microelectronic Corp.Inventors: Kun-Hsien Lin, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Patent number: 8217421Abstract: A new ESD protection device with an integrated-circuit vertical transistor structure is disclosed, which includes a heavily doped p-type substrate (P+ substrate), a n-type well (N well) in the P+ substrate, a heavily doped p-type diffusion (P+ diffusion) in the N well, a heavily doped n-type diffusion (N+ diffusion) in the N well, and a p-type well (P well) surrounding the N well in the P+ substrate. A bond pad is connected to both the P+ and N+ diffusions, and a ground is coupled to the P+ substrate. Another P+ diffusion is implanted in the N well or another N+ diffusion is implanted in the P well to form a Zener diode, which behaves as a trigger for the PNP transistor when a positive ESD zaps. A parasitic diode is formed at the junction between the P+ substrate and the N well, to bypass a negative ESD stress on the bond pad.Type: GrantFiled: July 21, 2010Date of Patent: July 10, 2012Assignee: Amazing Microelectronic Corp.Inventors: Zi-Ping Chen, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Patent number: 8217462Abstract: The present invention relates a transient voltage suppressor (TVS) for directional ESD protection. The TVS includes: a conductivity type substrate; a first type lightly doped region, having a first type heavily doped region arranged therein; a second type lightly doped region, having a second type heavily doped region and a third type heavily doped region arranged therein; a third type lightly doped region, having a fourth type heavily doped region arranged therein; a plurality of closed isolation trenches, arranged on the conductivity type substrate, wherein at least one of the plurality of closed isolation trenches is neighbored one of the type lightly doped regions; and a first pin. Accordingly, the TVS of present invention may adaptively provide effective ESD protection under positive and negative ESD stresses, improve the efficiency of ESD protection within the limited layout area.Type: GrantFiled: September 22, 2010Date of Patent: July 10, 2012Assignee: Amazing Microelectronic Corp.Inventors: Kun-Hsien Lin, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Patent number: 8193996Abstract: An antenna radome is provided. The antenna radome comprises an antenna radome substrate and a unit cell. The unit cell is formed on a surface of the antenna radome substrate, and the unit cell is perpendicular to a magnetic field direction of an antenna. The unit cell comprises a plurality of conductors.Type: GrantFiled: December 16, 2008Date of Patent: June 5, 2012Assignees: Industrial Technology Research Institute, National Sun Yat-Sen UniversityInventors: Chun-Yih Wu, Hung-Hsuan Lin, Ken-Huang Lin, Kun-Hsien Lin, Yu-Feng Yeh
-
Patent number: 8169000Abstract: A lateral transient voltage suppressor with ultra low capacitance is disclosed. The suppressor comprises a first conductivity type substrate and at least one diode cascade structure arranged in the first conductivity type substrate. The cascade structure further comprises at least one second conductivity type lightly doped well and at least one first conductivity type lightly doped well, wherein there are two heavily doped areas arranged in the second conductivity type lightly doped well and the first conductivity type lightly doped well. The cascade structure neighbors a second conductivity type well, wherein there are three heavily doped areas arranged in the second conductivity type well. The suppressor further comprises a plurality of deep isolation trenches arranged in the first conductivity type substrate and having a depth greater than depths of the second conductivity type lightly doped well, the second conductivity type well and the first conductivity type lightly doped well.Type: GrantFiled: July 15, 2010Date of Patent: May 1, 2012Assignee: Amazing Microelectronic Corp.Inventors: Che-Hao Chuang, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Publication number: 20120080716Abstract: A semiconductor device for electrostatic discharge (ESD) protection comprises a silicon controlled rectifier (SCR) including a semiconductor substrate, a first well formed in the substrate, a second well formed in the substrate, a first p-type region formed in the first well to serve as an anode, and a first n-type region partially formed in the second well to serve as a cathode, a p-type metal-oxide-semiconductor (PMOS) transistor formed in the first well including a gate, a first diffused region and a second diffused region separated apart from the first diffused region, a second n-type region formed in the first well electrically connected to the first diffused region of the PMOS transistor, and a second p-type region formed in the substrate electrically connected to the second diffused region of the PMOS transistor.Type: ApplicationFiled: December 15, 2011Publication date: April 5, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ming-Dou Ker, Shih-Hung Chen, Kun-Hsien Lin
-
Publication number: 20120068299Abstract: The present invention relates a transient voltage suppressor (TVS) for directional ESD protection. The TVS includes: a conductivity type substrate; a first type lightly doped region, having a first type heavily doped region arranged therein; a second type lightly doped region, having a second type heavily doped region and a third type heavily doped region arranged therein; a third type lightly doped region, having a fourth type heavily doped region arranged therein; a plurality of closed isolation trenches, arranged on the conductivity type substrate, wherein at least one of the plurality of closed isolation trenches is neighbored one of the type lightly doped regions; and a first pin. Accordingly, the TVS of present invention may adaptively provide effective ESD protection under positive and negative ESD stresses, improve the efficiency of ESD protection within the limited layout area.Type: ApplicationFiled: September 22, 2010Publication date: March 22, 2012Applicant: AMAZING MICROELECTRONIC CORP.Inventors: Kun-Hsien Lin, Che-Hao Chuang, Ryan Hsin-Chin Jiang