Patents by Inventor Lars W. Liebmann
Lars W. Liebmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090204930Abstract: A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency.Type: ApplicationFiled: April 17, 2009Publication date: August 13, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John M. Cohn, James A. Culp, Ulrich A. Finkler, Fook-Luen Heng, Mark A. Lavin, Jin Fuw Lee, Lars W. Liebmann, Gregory A. Northrop, Nakgeuon Seong, Rama N. Singh, Leon Stok, Pieter J. Woltgens
-
Publication number: 20090199151Abstract: An approach that provides electrically driven optical proximity correction is described. In one embodiment, there is a method for performing an electrically driven optical proximity correction. In this embodiment, an integrated circuit mask layout representative of a plurality of layered shapes each defined by features and edges is received. A lithography simulation is run on the mask layout. An electrical characteristic is extracted from the output of the lithography simulation for each layer of the mask layout. A determination as to whether the extracted electrical characteristic is in conformance with a target electrical characteristic is made. Edges of the plurality of layered shapes in the mask layout are adjusted in response to determining that the extracted electrical characteristic for a layer in the mask layout fails to conform with the target electrical characteristic.Type: ApplicationFiled: February 1, 2008Publication date: August 6, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shayak Banerjee, James A. Culp, Praveen Elakkumanan, Lars W. Liebmann
-
Publication number: 20090182448Abstract: A method, and computer program product and system for performing the method, is provided for designing a mask used in the manufacture of semiconductor integrated circuits, in which a model of the lithographic process is used during the mask design process. More particularly, the on-wafer process model is a function of optical image parameters that are calibrated using measurements from a test pattern. An uncertainty metric for the predicted response simulated by the on-wafer process model is computed for a given evaluation point of interest as a function of a distance metric between the collective optical image parameters simulated at the given evaluation point and the collective optical image parameters at the calibration data points. The uncertainty metric preferably is also a function of the sensitivity of the on-wafer process model response to changes in the optical image parameters.Type: ApplicationFiled: January 16, 2008Publication date: July 16, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Scott M. Mansfield, Lars W. Liebmann, Mohamed Talbi
-
Patent number: 7536664Abstract: A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency.Type: GrantFiled: August 12, 2004Date of Patent: May 19, 2009Assignee: International Business Machines CorporationInventors: John M. Cohn, James A. Culp, Ulrich A. Finkler, Fook-Luen Heng, Mark A. Lavin, Jin Fuw Lee, Lars W. Liebmann, Gregory A. Northrop, Nakgeuon Seong, Rama N. Singh, Leon Stok, Pieter J. Woltgens
-
Publication number: 20090037866Abstract: A method for designing alternating phase shift masks is provided, in which narrow phase shapes located between densely spaced design shapes are colored to allow a maximum amount of light transmission. After assigning and ensuring binary legalization of the phase shapes, the narrow phase shapes are assigned a color, such as 0° phase shift, that allows the more light transmission than the alternate or opposite color (e.g. 180° phase shift), which helps avoid printing errors such as resist scumming between closely spaced shapes, and maximizes the lithographic process window.Type: ApplicationFiled: August 3, 2007Publication date: February 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ioana C. Graur, Donald J. Samuels, Zachary Baum, Lars W. Liebmann
-
Patent number: 7473648Abstract: A method of forming a planar CMOS transistor divides the step of forming the gate layer into a first step of patterning a resist layer with a first portion of the gate layer pattern and then etching the polysilicon with the pattern of the gates. A second step patterns a second resist layer with the image of the gate pads and local interconnect and then etching the polysilicon with the pattern of the gate pads and local interconnect, thereby reducing the number of diffraction and other cross-talk from different exposed areas.Type: GrantFiled: March 7, 2006Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Timothy A. Brunner, James A. Culp, Lars W. Liebmann
-
Patent number: 7475380Abstract: A system, method and recording medium are provided for generating patterns of a paired set of a block mask and a phase shift mask from a data set defining a circuit layout to be provided on a substrate. A circuit layout is inputted and critical segments of the circuit layout are identified. Then, based on the identified critical segments, block mask patterns are generated and legalized for inclusion in a block mask. Thereafter, based on the identified critical segments and the block mask patterns, phase mask patterns are generated, legalized and colored to define a phase shift mask for use in a dual exposure method with the block mask for patterning the identified critical segments of the circuit layout.Type: GrantFiled: December 27, 2005Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, Scott J. Bukofsky, Ioana Graur
-
Patent number: 7470489Abstract: A method of designing an alternating phase shifting mask for projecting an image of an integrated circuit design having a plurality of spaced segments of critical dimension. The method initially identifies a phase universe boundary, such that the phase universe comprises a contiguous region of the integrated circuit layout wherein critical dimension segments within the phase universe are beyond a maximum phase interaction distance from any critical dimension segments outside the phase universe in accordance with predetermined design rules. The method then divides the phase universe into phase regions separated by the integrated circuit layout and any extensions of the critical dimension segments so that the phase regions are binary colorable within the phase universe.Type: GrantFiled: August 18, 2004Date of Patent: December 30, 2008Assignee: International Business Machines CorporationInventors: Lars W Liebmann, Carlos A Fonseca
-
Publication number: 20080244503Abstract: A method of designing an alternating phase shifting mask for projecting an image of an integrated circuit design. Phase units are binary colorable within each unit of the hierarchical circuit design, e.g., cell, an array, a net, or array of nets and/or cells, the phase shapes. The assignment of phases or colors within a hierarchical unit will be correctly binary colored to satisfy the lithographic, manufacturability and other design rules, referred to collectively as coloring rules. During assembly with other units, the coloring of phases in a hierarchical unit may change (e.g., be reversed or flipped), but the correct binary colorability of a hierarchical unit is preserved, which simplifies assembly of the integrated circuit layout.Type: ApplicationFiled: May 15, 2008Publication date: October 2, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ioana Graur, Young O. Kim, Mark A. Lavin, Lars W. Liebmann
-
Publication number: 20080134130Abstract: A method for designing a mask for fabricating an integrated circuit is provided wherein a mask layout that requires coloring, such as for alternating phase shift, double-exposure and double-exposure-etch masks, is organized into uncolored hierarchical design units. Prior to modification by OPC, each hierarchical design unit is locally colored. OPC is then performed on the locally colored hierarchical design unit. The local coloring information for the hierarchically arranged OPC-modified design unit may be discarded. After OPC modification, the uncolored OPC-modified design units may be placed within the mask layout, and the flattened data may be colored. Thus, turnaround time for mask design is significantly improved since the numerically intensive OPC is performed on the hierarchical data, avoiding the need to perform OPC on flattened data, whereas the less intensive global coloring is performed on flattened data.Type: ApplicationFiled: November 30, 2006Publication date: June 5, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zachary Baum, Ioana Graur, Lars W. Liebmann, Scott M. Mansfield
-
Publication number: 20080127029Abstract: A method of designing an integrated circuit is provided in which the design layout is optimized using a process model until the design constraints are satisfied by the image contours simulated by the process model. The process model used in the design phase need not be as accurate as the lithographic model used in preparing the lithographic mask layout during data prep. The resulting image contours are then included with the modified, optimized design layout to the data prep process, in which the mask layout is optimized using the lithographic process model, for example, including RET and OPC. The mask layout optimization matches the images simulated by the lithographic process model with the image contours generated during the design phase, which ensures that the design and manufacturability constraints specified by the designer are satisfied by the optimized mask layout.Type: ApplicationFiled: October 31, 2006Publication date: May 29, 2008Applicant: International Business Machines CorporationInventors: Ioana Graur, Geng Han, Scott M. Mansfield, Lars W. Liebmann
-
Patent number: 7378195Abstract: A method of designing an alternating phase shifting mask for projecting an image of an integrated circuit design. Phase units are binary colorable within each unit of the hierarchical circuit design, e.g., cell, an array, a net, or array of nets and/or cells, the phase shapes. The assignment of phases or colors within a hierarchical unit will be correctly binary colored to satisfy the lithographic, manufacturability and other design rules, referred to collectively as coloring rules. During assembly with other units, the coloring of phases in a hierarchical unit may change (e.g., be reversed or flipped), but the correct binary colorability of a hierarchical unit is preserved, which simplifies assembly of the integrated circuit layout.Type: GrantFiled: June 28, 2004Date of Patent: May 27, 2008Assignee: International Business Machines CorporationInventors: Ioana Graur, Young O. Kim, Mark A. Lavin, Lars W. Liebmann
-
Patent number: 7346887Abstract: The present invention is directed to a method for conversion of an integrated circuit design into a set of masks for fabrication of an integrated circuit that optimizes use of an edge based image transfer mask process.Type: GrantFiled: November 9, 2005Date of Patent: March 18, 2008Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, Jochen Beintner
-
Patent number: 7266798Abstract: A method of conveying the designer's intended electrical characteristics for a semiconductor design is provided by forming tolerance bands for a design layer of interest that take into consideration constraints from design layers that interact with and influence the features on the design layer of interest. The method determines regions, i.e. tolerance bands, within which the printed edges of features of the layer of interest will print within a predetermined criterion, and satisfy a variety of constraints, including, but not limited to, electrical, overlay and manufacturability constraints arising from the influence of features on other layers. The method may be implemented in a computer program product for execution on a computer system. The resulting tolerance bands can be used to efficiently convey the designer's intent to a lithographer, an OPC engineer or a mask manufacturer or tool.Type: GrantFiled: October 12, 2005Date of Patent: September 4, 2007Assignee: International Business Machines CorporationInventors: Scott M. Mansfield, Lars W. Liebmann, Azalia Krasnoperova, Ioana Graur
-
Patent number: 7261981Abstract: A method is disclosed for providing associated shapes of an optical lithography mask in relation to predetermined main shapes of the mask. The method includes generating simplified layout patterns from the predetermined main shapes of the mask. Such layout patterns are generated by eliminating detail of the main shapes which leads to unmanufacturable associated shapes while preserving geometrically relevant shape information. The associated shapes are then generated relative to the simplified mask patterns.Type: GrantFiled: January 12, 2004Date of Patent: August 28, 2007Assignee: International Business Machines CorporationInventors: Mark A. Lavin, Lars W. Liebmann, Scott M. Mansfield, Maharaj Mukherjee, Zengqin Zhao
-
Patent number: 7229722Abstract: A method of designing an alternating phase shifting mask for projecting an image of an integrated circuit design having a plurality of essentially parallel segments of critical width comprises creating essentially parallel alternating phase shifting regions aligned with the critical width segments and extending beyond ends of at least some of the critical width segments, enclosing the integrated circuit layout and the alternating phase shifting regions within a boundary, extending the alternating phase shifting regions to an edge of the boundary, and thereafter creating an alternating phase shifting mask based on the alternating phase shifting regions.Type: GrantFiled: January 28, 2004Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, Zachary Baum
-
Patent number: 7175942Abstract: A method of designing a layout of an alternating phase shifting mask for projecting an image of an integrated circuit design having a plurality of features to be projected using alternating phase shifting segments, including a gate-shrink region of a transistor having a critical width along a length thereof that extends beyond a diffusion region. The method also provides alternating phase shift design rules based on alternating phase shift design parameters comprising minimum phase width, minimum phase-to-phase spacing, and minimum extension of critical width beyond another feature. The method then includes identifying portions of the integrated circuit layout having a critical width feature that violate the alternating phase shift design rules, and reducing the length that the critical width gate-shrink region feature extends beyond the other diffusion region feature to the minimum extension.Type: GrantFiled: February 5, 2004Date of Patent: February 13, 2007Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, Ioana Graur
-
Patent number: 7147976Abstract: A method of forming a photolithographic mask layout with Sub-Resolution Assist Feature (SRAF) elements on a mask for correcting for proximity effects for a pattern imaged comprising the steps of developing a layout of mask features for printing main pattern features. Provide a table of SRAF element data including spacing of main pattern features and SRAF elements, applying SRAF elements to the mask layout as a function of spacing of main pattern features and SRAF elements, legalizing the SRAF elements as a function of style options, and providing a target pattern comprising a modified layout for the mask, identifying problem edge segments of an SRAF element of the target pattern at risk of causing a printing defect, applying a selected bias to the problem edge segments to modify the pattern where there are areas of SRAF element loss, and providing an output of a modified pattern with modified SRAF elements removing the areas of SRAF element loss.Type: GrantFiled: October 17, 2005Date of Patent: December 12, 2006Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, Richard A. Ferguson, Allen H. Gabor, Mark A. Lavin
-
Patent number: 7135255Abstract: A phase shift mask shape that reduces line-end shortening at the critical feature without changing layout size increases required of requisite phase shift rules. The phase feature is given an angled extension, which includes the lithographic shortening value. This allows the critical shape to be designed much closer to the reference layer then it could without the angled extension feature. Phase mask extension features beyond a given device segment are significantly reduced by lengthening the feature along an uncritical portion; moving the feature reference point to the device layer; and flattening the phase extension feature into an L-shape or T-shape along the uncritical parts of a device segment. Applying these design rules allows a draw of the gate conductor under current conditions and puts phase shapes inside without extending the gate conductor dimensions to the next feature.Type: GrantFiled: March 31, 2003Date of Patent: November 14, 2006Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Scott J. Bukofsky, John K. DeBrosse, Marco Hug, Lars W. Liebmann, Daniel J. Nickel, Juergen Preuninger
-
Patent number: 7115343Abstract: A method for increasing coverage of subresolution assist features (SRAFs) in a layout. A set of possible SRAF placement and sizing rules for a given pitch is provided, ranked according to some figure of merit. During SRAF placement, the fit of a plurality of different SRAF solutions is successively evaluated to find the SRAF solution, or combinations thereof, which most improves lithographic performance while avoiding manufacturability problems. In general, the method comprises: obtaining a plurality of SRAF configurations for the layout; ranking the SRAF configurations based on a figure of merit; applying a highest ranked SRAF configuration to the layout; applying a predetermined number of lower ranked SRAF configurations to the layout; and selecting SRAF features from at least one of the applied SRAF configurations to provide the optimal SRAF configuration for the layout.Type: GrantFiled: March 10, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Ronald L. Gordon, Ioana C. Graur, Lars W. Liebmann