Patents by Inventor Lawrence T. Clark

Lawrence T. Clark has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20160336056
    Abstract: A dynamic random access memory (DRAM) can include at least one DRAM cell array, comprising a plurality of DRAM cells, each including a storage capacitor and access transistor; a body bias control circuit configured to generate body bias voltage from a bias supply voltage, the body bias voltage being different from power supply voltages of the DRAM; and peripheral circuits formed in the same substrate as the at least one DRAM array, the peripheral circuits comprising deeply depleted channel (DDC) transistors having bodies coupled to receive the body bias voltage, each DDC transistor having a screening region of a first conductivity type formed below a substantially undoped channel region.
    Type: Application
    Filed: July 25, 2016
    Publication date: November 17, 2016
    Inventors: Lawrence T. Clark, Lucian Shifren, Richard S. Roy
  • Patent number: 9467144
    Abstract: This disclosure relates generally to radiation hardened digital circuits. In one embodiment, a radiation hardened digital circuit includes a delay network and a first Muller C element. The delay network is configured to generate a first delayed clock signal from a global clock signal such that that the first delayed clock signal is delayed with respect to the global clock signal. The first Muller C element is configured to generate a first clock input signal and set the first clock input signal to one of a set of clock states in response to the first delayed clock signal and the global clock signal each being provided in a same one of the set of clock states and is configured to hold the first clock input signal otherwise. Thus, a radiation strike is prevented from causing a soft error in the first clock input signal.
    Type: Grant
    Filed: July 24, 2015
    Date of Patent: October 11, 2016
    Assignee: Arizona Board of Regents on behalf of Arizona State University
    Inventor: Lawrence T. Clark
  • Patent number: 9431068
    Abstract: A dynamic random access memory (DRAM) can include at least one DRAM cell array, comprising a plurality of DRAM cells, each including a storage capacitor and access transistor; a body bias control circuit configured to generate body bias voltage from a bias supply voltage, the body bias voltage being different from power supply voltages of the DRAM; and peripheral circuits formed in the same substrate as the at least one DRAM array, the peripheral circuits comprising deeply depleted channel (DDC) transistors having bodies coupled to receive the body bias voltage, each DDC transistor having a screening region of a first conductivity type formed below a substantially undoped channel region.
    Type: Grant
    Filed: October 31, 2013
    Date of Patent: August 30, 2016
    Assignee: Mie Fujitsu Semiconductor Limited
    Inventors: Lawrence T. Clark, Lucian Shifren, Richard S. Roy
  • Patent number: 9424385
    Abstract: A method for modifying a design of an integrated circuit includes obtaining design layout data for the integrated circuit and selecting at least one SRAM cell in the integrated circuit to utilize enhanced body effect (EBE) transistors comprising a substantially undoped channel layer and a highly doped screening region beneath the channel layer. The method also includes extracting, from the design layout, NMOS active area patterns and PMOS active area patterns associated with the SRAM cell to define an EBE NMOS active area layout and a EBE PMOS active area layout. The method further includes adjusting the EBE NMOS active area layout to reduce a width of at least pull-down devices in the SRAM cell and altering a gate layer layout in the design layout data such that a length of pull-up devices in the at least one SRAM and a length of the pull-down devices are substantially equal.
    Type: Grant
    Filed: October 10, 2014
    Date of Patent: August 23, 2016
    Assignee: Mie Fujitsu Semiconductor Limited
    Inventors: George Tien, David A. Kidd, Lawrence T. Clark
  • Publication number: 20160232964
    Abstract: An integrated circuit can include multiple SRAM cells, each including at least two pull-up transistors, at least two pull-down transistors, and at least two pass-gate transistors, each of the transistors having a gate; at least one of the pull-up transistors, the pull-down transistors, or the pass-gate transistors having a screening region a distance below the gate and separated from the gate by a semiconductor layer, the screening region having a concentration of screening region dopants, the concentration of screening region dopants being higher than a concentration of dopants in the semiconductor layer, the screening region providing an enhanced body coefficient for the pull-down transistors and the pass-gate transistors to increase the read static noise margin for the SRAM cell when a bias voltage is applied to the screening region; and a bias voltage network operable to apply one or more bias voltages to the multiple SRAM cells.
    Type: Application
    Filed: April 21, 2016
    Publication date: August 11, 2016
    Inventors: Lawrence T. Clark, Scott E. Thompson, Richard S. Roy, Robert Rogenmoser, Damodar R. Thummalapally
  • Patent number: 9362291
    Abstract: An integrated circuit can include multiple SRAM cells, each including at least two pull-up transistors, at least two pull-down transistors, and at least two pass-gate transistors, each of the transistors having a gate; at least one of the pull-up transistors, the pull-down transistors, or the pass-gate transistors having a screening region a distance below the gate and separated from the gate by a semiconductor layer, the screening region having a concentration of screening region dopants, the concentration of screening region dopants being higher than a concentration of dopants in the semiconductor layer, the screening region providing an enhanced body coefficient for the pull-down transistors and the pass-gate transistors to increase the read static noise margin for the SRAM cell when a bias voltage is applied to the screening region; and a bias voltage network operable to apply one or more bias voltages to the multiple SRAM cells.
    Type: Grant
    Filed: August 9, 2014
    Date of Patent: June 7, 2016
    Assignee: Mie Fujitsu Semiconductor Limited
    Inventors: Lawrence T. Clark, Scott E. Thompson, Richard S. Roy, Robert Rogenmoser, Damodar R. Thummalapally
  • Patent number: 9297850
    Abstract: A memory test method is disclosed that can include providing at least one first switch of at least one test element coupled to a first memory section between a first node within a tested section and an intermediate node, coupling a test switch of the test element between the intermediate node and a forced voltage node, and coupling a second switch of the test element between the intermediate node and a second node; wherein the forced voltage node receives a forced voltage substantially the same as a voltage applied to the second node, and the second node is coupled to at least a second memory section.
    Type: Grant
    Filed: September 15, 2014
    Date of Patent: March 29, 2016
    Assignee: Mie Fujitsu Semiconductor Limited
    Inventors: Lawrence T. Clark, Richard S. Roy
  • Publication number: 20160065243
    Abstract: This disclosure relates generally to processors and methods of operating the same. In particular, this disclosure relates to components for correcting soft errors in a processor. In one embodiment, a processor includes an instruction decoder and an exception handler. The instruction decoder is configured to receive one or more soft error correction instructions and decode the one or more soft error correction instructions. Additionally, an exception handler is configured to execute the one or more soft error correction instructions so as to correct one or more soft errors. In this manner, the processor is capable of correcting soft errors that are the result of radiation strikes.
    Type: Application
    Filed: August 27, 2015
    Publication date: March 3, 2016
    Applicant: Arizona Board of Regents on behalf of Arizona State University
    Inventors: Dan Wheeler Patterson, Lawrence T. Clark
  • Patent number: 9276561
    Abstract: An integrated circuit device can include at least one oscillator stage having a current mirror circuit comprising first and second mirror transistors of a first conductivity type, and configured to mirror current on two mirror paths, at least one reference transistor of a second conductivity type having a source-drain path coupled to a first of the mirror paths, and a switching circuit coupled to a second of the mirror paths and configured to generate a transition in a stage output signal in response to a stage input signal received from another oscillator stage, wherein the channel lengths of the first and second mirror transistors are larger than that of the at least one reference transistor.
    Type: Grant
    Filed: July 24, 2015
    Date of Patent: March 1, 2016
    Assignee: MIE Fujitsu Semiconductor Limited
    Inventors: Lawrence T. Clark, David A. Kidd, Chao-Wu Chen
  • Publication number: 20160028397
    Abstract: This disclosure relates generally to radiation hardened digital circuits. In one embodiment, a radiation hardened digital circuit includes a delay network and a first Muller C element. The delay network is configured to generate a first delayed clock signal from a global clock signal such that that the first delayed clock signal is delayed with respect to the global clock signal. The first Muller C element is configured to generate a first clock input signal and set the first clock input signal to one of a set of clock states in response to the first delayed clock signal and the global clock signal each being provided in a same one of the set of clock states and is configured to hold the first clock input signal otherwise. Thus, a radiation strike is prevented from causing a soft error in the first clock input signal.
    Type: Application
    Filed: July 24, 2015
    Publication date: January 28, 2016
    Applicant: Arizona Board of Regents on behalf of Arizona State University
    Inventor: Lawrence T. Clark
  • Publication number: 20160020768
    Abstract: Digital circuits are disclosed that may include multiple transistors having controllable current paths coupled between first and second logic nodes. One or more of the transistors may have a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region. Resulting reductions in threshold voltage variation may improve digital circuit performance. Logic circuit, static random access memory (SRAM) cell, and passgate embodiments are disclosed.
    Type: Application
    Filed: September 28, 2015
    Publication date: January 21, 2016
    Inventors: Scott E. Thompson, Lawrence T. Clark
  • Publication number: 20150363517
    Abstract: This disclosure relates generally to computerized systems and methods of producing a physical representation of an in silico Integrated Circuit (IC) having an in silico Multi-Mode Redundant (MMR) pipeline circuit. An IC layout of the in silico IC is initially generated with the electronic design automation (EDA) program. Multi-Mode Redundant Self-Correcting Sequential State Element (MMRSCSSE) layouts are then rendered immotile while initial redundant Combinational Logic Circuit (CLC) layouts are removed from the IC layout after the MMRSCSSE layouts have been rendered immotile. By first placing the MMRSCSSE layouts and then rendering them immotile, the remaining logic can be placed again and optimized without compromising critical node spacing. As such, the described method provides for a more efficient way to create the IC layout of the in silico IC while maintaining critical node spacing.
    Type: Application
    Filed: June 15, 2015
    Publication date: December 17, 2015
    Applicant: Arizona Board of Regents on behalf of Arizona State University
    Inventors: Lawrence T. Clark, Dan Wheeler Patterson, Chandarasekaran Ramamurthy, Srivatsan Chellappa
  • Publication number: 20150349775
    Abstract: Embodiments of radiation hardened by design digital input/output circuits are described herein. Other examples and related methods are also disclosed herein.
    Type: Application
    Filed: May 7, 2010
    Publication date: December 3, 2015
    Applicant: Arizona Board of Regents, for and on behalf of Arizona State University
    Inventors: Lawrence T. Clark, Kyle E. Nielsen
  • Publication number: 20150333738
    Abstract: An integrated circuit device can include at least one oscillator stage having a current mirror circuit comprising first and second mirror transistors of a first conductivity type, and configured to mirror current on two mirror paths, at least one reference transistor of a second conductivity type having a source-drain path coupled to a first of the mirror paths, and a switching circuit coupled to a second of the mirror paths and configured to generate a transition in a stage output signal in response to a stage input signal received from another oscillator stage, wherein the channel lengths of the first and second mirror transistors are larger than that of the at least one reference transistor.
    Type: Application
    Filed: July 24, 2015
    Publication date: November 19, 2015
    Inventors: Lawrence T. Clark, David A. Kidd, Chao-Wu Chen
  • Patent number: 9191009
    Abstract: Embodiments of radiation hardened by design digital input/output circuits are described herein. Other examples and related methods are also disclosed herein.
    Type: Grant
    Filed: May 7, 2010
    Date of Patent: November 17, 2015
    Assignee: Arizona Board of Regents, for and on behalf of Arizona State University
    Inventors: Lawrence T. Clark, Kyle E. Nielsen
  • Patent number: 9184750
    Abstract: Digital circuits are disclosed that may include multiple transistors having controllable current paths coupled between first and second logic nodes. One or more of the transistors may have a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region. Resulting reductions in threshold voltage variation may improve digital circuit performance. Logic circuit, static random access memory (SRAM) cell, and passgate embodiments are disclosed.
    Type: Grant
    Filed: May 10, 2013
    Date of Patent: November 10, 2015
    Assignee: Mie Fujitsu Semiconductor Limited
    Inventors: Scott E. Thompson, Lawrence T. Clark
  • Publication number: 20150318026
    Abstract: A system having an integrated circuit (IC) device can include a die formed on a semiconductor substrate and having a plurality of first wells formed therein, the first wells being doped to at least a first conductivity type; a global network configured to supply a first global body bias voltage to the first wells; and a first bias circuit corresponding to each first well and configured to generate a first local body bias for its well having a smaller setting voltage than the first global body bias voltage; wherein at least one of the first wells is coupled to a transistor having a strong body coefficient formed therein, which transistor may be a transistor having a highly doped region formed below a substantially undoped channel, the highly doped region having a dopant concentration greater than that the corresponding well.
    Type: Application
    Filed: July 15, 2015
    Publication date: November 5, 2015
    Inventors: Lawrence T. Clark, David A. Kidd, Augustine Kuo
  • Patent number: 9159421
    Abstract: Embodiments of content addressable memories for internet protocol devices and operations are described herein. Other examples and related methods are also disclosed herein.
    Type: Grant
    Filed: March 19, 2014
    Date of Patent: October 13, 2015
    Assignee: Arizona Board of Regents for and on behalf of Arizona State University
    Inventors: Satendra Kumar Maurya, Lawrence T. Clark
  • Patent number: 9154123
    Abstract: An integrated circuit can include a plurality of drive monitoring sections, each including at least one transistor under test (TUT) having a source coupled to a first power supply node, a gate coupled to receive a start indication, and a drain coupled to a monitor node, at least one monitor capacitor coupled to the monitor node, and a timing circuit configured to generate a monitor value corresponding to a rate at which the TUT can transfer current between the monitor node and the first power supply node; and a body bias circuit configured to apply a body bias voltage to at least one body region in which at least one transistor is formed; wherein the body bias voltage is generated in response to at least a plurality of the monitor values.
    Type: Grant
    Filed: August 19, 2014
    Date of Patent: October 6, 2015
    Assignee: Mie Fujitsu Semiconductor Limited
    Inventors: Lawrence T. Clark, Michael S. McGregor, Robert Rogenmoser, David A. Kidd, Augustine Kuo
  • Patent number: 9146607
    Abstract: A processing engine fetches one or more lines of software instructions into an instruction cache. Based on the contents of the cache, potentially needed functional units are identified as functional units that are operable to execute at least one software instruction stored within the instruction cache. Unneeded functional units are identified as functional units that are not operable to execute a software instruction stored within the instruction cache. A power increase is initiated for selected ones of the potentially needed functional units that are determined to be in a low power state. A power decrease is initiated for selected ones of the unneeded functional units that are determined to be in an operable power state.
    Type: Grant
    Filed: May 19, 2014
    Date of Patent: September 29, 2015
    Assignee: Marvell International Ltd.
    Inventors: Dennis M. O'Connor, Michael W. Morrow, Lawrence T. Clark