Abstract: A host system to query, during booting up of the host system, a superblock size in a connected memory sub-system. The host system can place write requests into separate streams and send the streams to the memory sub-system to store data of the write requests into separate sets of superblocks for the streams respectively. The host system can allocate, a plurality of log buffers for the streams respectively and record, into the log buffers, sequences of logical addresses as in the streams respectively. The host system can trim a stream, among the plurality of streams, by issuing commands to the memory sub-system to erase, according to the superblock size, an amount of data from a portion of a sequence of logical addresses recorded in a log buffer for the stream, causing the memory sub-system to free at least one superblock.

Abstract: A storage product having: a network interface operable on a computer network; a bus connector adapted to be connected to a computer bus; a storage device having a storage capacity accessible through network storage services provided over the network interface; and a processing device configured to at least generate storage access messages from incoming packets received by the network interface from the computer network. The storage product is operable in a standalone mode when no local host system is connected to the bus connector to control the storage product and operable in a slave mode when a local host system is connected to the bus connector to process a portion of the storage access messages.

Abstract: A plurality of context data structures are maintained. Each context data structure corresponds to an active region of a plurality of active regions of a memory device. A write request directed to a first active region is received. Responsive to determining that a first indicator of the first context data structure associated with the first active region characterizes the first active region as closed, a second active region is identified. A buffer associated with the second active region is identified, wherein the buffer stores host data. The host data in the buffer is padded to a predetermined size, and the buffer is flushed to the second active region. The number of padding operations performed with respect to the second active region is incremented and the second context data structure is updated. The first indicator of the first context data structure is updated, characterizing the first context data structure as open.

Abstract: A memory sub-system connectable to a microprocessor to provide network storage services. The memory sub-system has a random-access memory configured with: first queues for the microprocessor and a network interface; second queues for the microprocessor and a processing device; and third queues for the processing device and a storage device. The processing device is configured to: generate first control messages and first data messages from packets received by the network interface; place the first control messages into the first queues for the microprocessor; and place the first data messages into the third queues for the storage device. The microprocessor processes the first control messages to implement security and administrative functions and place second control messages in the second queues. The storage device is configured to retrieve the first data messages from the third queues and second control messages from the second queues for processing.

Abstract: A memory sub-system, such as a solid-state drive, configured to map a write stream to superblocks without the stream identifying a zone having a predetermined size in a namespace. The memory sub-system is configured to maintain, for the stream, a cursor configured to identify one of the plurality of superblocks as being reserved entirely for the stream; map, based on a superblock identified by the cursor, logical addresses of write commands in a contiguous segment of the stream to physical addresses in the superblock until the superblock is full; store data of write commands in the stream into based on mapping from logical addresses to physical addresses identified via the cursor; and allocate, for the cursor and in response to the superblock identified by the cursor being full, a free superblock available to continue mapping logical addresses to physical address.

Abstract: A storage product manufactured as a standalone computer component and installed in a computing system to implement an internet application. The storage product includes a network interface, a host interface, computing circuits, and a local storage device having a storage capacity accessible via the network interface. A data generator is connected to the network interface. A local host system is connected to the host interface to control access, made via the network interface. The data generator can send bulk data to the network interface. The computing circuits can generate derived data from the bulk data and store the derived data and/or the bulk data in the local storage device. A central server and/or a user device can connect over internet via to the network interface of the storage product to access the derived data and/or the bulk data.

Abstract: Various embodiments provide for processing write requests on a memory system based on queue identifiers and thread identification associated with the write requests. In particular, various embodiments can leverage queue identifiers and memory address information included in write requests to separate, associate those write request to threads (e.g., virtual thread) tracked by the memory system, and coalesce multiple write requests associated with a single thread into a single (larger) write to a sequence of blocks.

Abstract: A memory sub-system connectable to a microprocessor to provide network storage services. The memory sub-system has a random-access memory configured with: first queues for the microprocessor and a network interface; second queues for the microprocessor and a processing device; and third queues for the processing device and a storage device. The processing device is configured to: generate first control messages and first data messages from packets received by the network interface; place the first control messages into the first queues for the microprocessor; and place the first data messages into the third queues for the storage device. The microprocessor processes the first control messages to implement security and administrative functions and place second control messages in the second queues. The storage device is configured to retrieve the first data messages from the third queues and second control messages from the second queues for processing.

Abstract: The disclosure configures a memory sub-system controller to perform Redundant Array of Independent Disks (RAID) stripe deletion based on physical region size. The controller stores a set of data across a plurality of memory components, a first of the plurality of components being configured to store data in a first set of regions, a second of the plurality of components being configured to store data in a second set of regions. The controller generates a plurality of error correction parity information stripes for multiple collections of the set of data and computes a quantity of the plurality of error correction parity information stripes to delete based on sizes of each region in the first and second sets of regions. The controller deletes one or more of the plurality of error correction parity information stripes based on the computed quantity.

Abstract: An input/output (I/O) erase request directed at memory devices is received by a processing device. The erase request includes logical block address that is associated with a data object. The memory devices include groups of zones corresponding to sequential logical addresses. The plurality of zones are associated with a compound data object that includes a plurality of data objects, including the data object. One or more zones associated with the data object are identified. A data set counter associated with each of the one or more zones is decremented. The data set counter represents a number of sets of data associated with the zone. Responsive to determining that the data set counter associated with one of the one or more ones satisfies a criterion, the one of the one or more zones is a caused to be erased.

Abstract: Various embodiments provide for processing write requests on a memory system based on queue identifiers associated with the write requests. In particular, input data streams can be received and stored by submission queues of a memory system, and write requests in the input data streams can be separated and processed based on queue identifiers associated with the submission queues using an inline approach for writing data on the memory system, an offline approach for writing data on the memory system, or both.

Abstract: Various embodiments provide for performing one or more data read-ahead operations on a memory system based on a read size and a queue identifier of a read request. In particular, a memory system of some embodiments is configured to perform at least one read-ahead operation when an individual read request, received from a host system in association with a queue identifier, has a read size equal to a maximum data transfer size (MDTS) of the memory system.

Abstract: Various embodiments provide for performing a preconditioned operation on a memory system (e.g., the memory sub-system) based on queue identifiers of command requests received from a host system, where the precondition can include detection of command requests to be performed (e.g., executed) with respect to a sequence of memory addresses.

Abstract: A system includes one or more memory devices and a processing device coupled to the memory device(s) to perform operations including transmitting, to a host system, a size of each respective zone at the one or more memory devices. The operations include receiving, from the host system, an indication of a defined size of each respective zone group of the one or more memory devices. The operations include allocating one or more zones at the one or more memory devices to a zone group based on the defined size of the zone group received from the host system. The operations include programming one or more host data items and one or more parity data items to a zone group identified by a common zone group identifier for the one or more host data items and the one or more parity data items.

Abstract: Various embodiments provide for block caching with queue identifiers on a memory system. In particular, when a write request to write host data is executed on a memory system that uses write/block caching and the host data is written to one or more cache blocks of a memory device of the memory system, the memory system can cause the queue identifier of the write request to be stored on the memory system in association with the host data. Subsequently, when the memory system moves (e.g., de-stages) data from one or more cache blocks (e.g., single-level cell (SLC) blocks) to one or more non-cache blocks (e.g., quad-level cell (QLC) blocks), the memory system can do so based on queue identifiers associated with host data written on one or more cache blocks of the memory system.

Abstract: Host data associated with a first region of a memory device is identified. The host data is stored in a buffer, and the first region of the memory device is designated as open. The host data is padded to a predetermined size and written to the first region of the memory device. A context associated with the first region of the memory device is updated. The first region of the memory device is designated as closed.

Abstract: A host system to query, during booting up of the host system, a superblock size in a connected memory sub-system. The host system can place write requests into separate streams and send the streams to the memory sub-system to store data of the write requests into separate sets of superblocks for the streams respectively. The host system can allocate, a plurality of log buffers for the streams respectively and record, into the log buffers, sequences of logical addresses as in the streams respectively. The host system can trim a stream, among the plurality of streams, by issuing commands to the memory sub-system to erase, according to the superblock size, an amount of data from a portion of a sequence of logical addresses recorded in a log buffer for the stream, causing the memory sub-system to free at least one superblock.

Abstract: A storage product having: a network interface operable on a computer network; a bus connector adapted to be connected to a computer bus; a storage device having a storage capacity accessible through network storage services provided over the network interface; and a processing device configured to at least generate storage access messages from incoming packets received by the network interface from the computer network. The storage product is operable in a standalone mode when no local host system is connected to the bus connector to control the storage product and operable in a slave mode when a local host system is connected to the bus connector to process a portion of the storage access messages.

Abstract: Techniques to improve performance of storing data to memory addresses implemented in a storage capacity of a memory sub-system. A connection from the memory sub-system to a host system supports both a protocol for cache-coherent memory access to a memory device implemented in the storage capacity and a protocol for storage access. The memory sub-system can use a cache memory to cache pages of the memory device for accessing over the connection. A storage access queue can be configured to provide a command configured to store data at a memory address in the memory device. Such commands can be entered in the queue when the cache memory is temporarily unavailable, or to cause the memory sub-system to swap a cached page from the cache memory to the storage capacity.

Abstract: Techniques to improve performance of loading data from memory addresses implemented in a storage capacity of a memory sub-system. A connection from the memory sub-system to a host system supports both a protocol for cache-coherent memory access to a memory device implemented in the storage capacity and a protocol for storage access. A cache memory is used in the memory sub-system to cache pages of the memory device for accessing over the connection. The host system can enter hints about future memory accesses in a storage access queue, which can be configured in the memory device, or a memory of the host system. Based on the hints the memory sub-system can prefetch pages from the storage capacity into the cache memory for improved performance in servicing requests from the host system to load data from the memory device.