Patents by Inventor Malcolm S. Ware
Malcolm S. Ware has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100332872Abstract: A mechanism is provided for priority-based power capping. A power management controller identifies a set of priorities for a set of partitions of the data processing system. The power management controller determines whether a measured power of the data processing system exceeds a power cap for the data processing system. Responsive to the measured power exceeding the power cap, the power management controller sends a set of commands to a set of component actuators to adjust one or more of a set of operation parameters for a set of components associated with the set of partitions using the set of priorities. The set of component actuators adjust the one or more of the set of operational parameters associated with the set of component in order to reduce a power consumption of the data processing system.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Applicant: International Business Machines CorporationInventors: Heather L. Hanson, Charles Robert Lefurgy, Karthick Rajamani, Freeman L. Rawson, III, Malcolm S. Ware
-
Patent number: 7855966Abstract: A codec detects congestion in a packet network and responds via a session control protocol to re-negotiate codec-type and/or parameters with the receiving codec to reduce bit rate for supporting a session. Once the connection and session are established, encoded packets start flowing between the two codecs. A control entity sends and receives network congestion control packets periodically in the session. The congestion control packets provide a “heartbeat” signal to the receiving codec. When the network is not congested, all “heartbeat” packets will be passed through the network. As network congestion increases, routers within the network discard excess packets to prevent network failure. The codecs respond to the missing packets by slowing down the bit rate or proceeding to renegotiate a lower bit rate via the session control protocol. If there are no missing packets, the codecs detect if the session is operating at the highest bit rate, and if not, re-negotiate a higher bit rate.Type: GrantFiled: February 7, 2006Date of Patent: December 21, 2010Assignee: International Business Machines CorporationInventors: Youssef Abdelilah, Gordon T. Davis, Jeffrey H. Derby, Dongming Hwang, Clark D. Jeffries, Malcolm S. Ware, Hua Ye
-
Patent number: 7844703Abstract: A system and method of parameter measurement for a distributed computer system, the method including selecting a master unit; selecting slave units operably connected to the master unit on a bus, the slave units having a slave clock; determining slave unit latencies between the master unit and the slave units; generating slave unit synchronizing signals for the slave units, the slave unit synchronizing signals being adjusted for the slave unit latencies; synchronizing the slave clocks in response to the slave unit synchronizing signals; and measuring an operating parameter at the slave units at a synchronously determined time.Type: GrantFiled: November 2, 2006Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Andrew Geissler, Malcolm S. Ware, Hye-Young McCreary, Andreas Bieswanger
-
Patent number: 7840825Abstract: A method for autonomous dynamic voltage (v) and frequency (f) scaling (DVFS) of a microprocessor, wherein autonomous detection of phases of high microprocessor workload and prediction of their duration is performed (PID). The microprocessor frequency (f) will be temporarily increased (LUT) to an appropriate safe value (even beyond its nominal frequency) consistent with technological and ambient constraints in order to improve performance when the computer system comprising the microprocessor benefits most, while during phases of low microprocessor workload its frequency (f) and voltage (v) will be decreased to save energy. This technique exploits hidden performance capabilities and improves the total performance of a computer system without compromising operational stability. No additional hardware such as service processors is needed for contemporary computer systems supporting performance counters and DFVS already.Type: GrantFiled: August 14, 2007Date of Patent: November 23, 2010Assignee: International Business Machines CorporationInventors: Peter Altevogt, Hans Boettiger, Wesley M. Felter, Charles R. Lefurgy, Lutz Stiege, Malcolm S. Ware
-
Publication number: 20100268974Abstract: A mechanism is provided for using a power proxy unit combined with on-chip actuators to meet a defined power target value identifying a target power consumption of a component of a data processing system. A power manager in the data processing system identifies a proxy power threshold value, for the defined power target value, identifying a maximum power usage for the component, and a power usage estimate value identifying a current power usage estimate for the component. The power manager sends a set of signals to one or more on-chip actuators in the power proxy unit associated with the component in response to the power usage estimate value being greater than the power proxy threshold value. The one or more on-chip actuators adjusts a set of operational parameters associated with the component in order to meet the defined power target value.Type: ApplicationFiled: April 15, 2009Publication date: October 21, 2010Applicant: International Business Machines CorporationInventors: Michael S. Floyd, Karthick Rajamani, Malcolm S. Ware
-
Publication number: 20100268968Abstract: Disclosed are systems, methods, and computer program products for managing power states in processors of a data processing system. In one embodiment, the invention is directed to a data processing system having dynamically configurable power-performance states (“pstates”). The data processing system includes a processor configured to operate at multiple states of frequency and voltage. The data processing system also has a power manager module configured to monitor operation of the data processing system. The data processing system further includes a pstates table having a plurality of pstate definitions, wherein each pstate definition includes a voltage value, a frequency value, and at least one unique pointer that indicates a transition from a given pstate to a different pstate.Type: ApplicationFiled: April 16, 2009Publication date: October 21, 2010Applicant: International Business Machines CorporationInventors: Soraya Ghiasi, Malcolm S. Ware, Karthick Rajamani, Freeman L. Rawson, III, Michael S. Floyd, Juan C. Rubio
-
Publication number: 20100218029Abstract: Semiconductor device circuits and methods are provided for adjusting core processor performance based on usage metrics. Metric detection and adjustment are performed in digital logic hardware guided by registers providing maximum and minimum frequency settings, without intervening input from system software or firmware, thus greatly speeding the processor performance adjustment. Power-performance drivers provide applications or the operating system ability to specify maximum and minimum frequency requirements.Type: ApplicationFiled: February 23, 2009Publication date: August 26, 2010Applicant: International Business Machines CorporationInventors: Michael S. Floyd, Karthick Rajamani, Freeman L. Rawson, III, Malcolm S. Ware
-
Publication number: 20100146316Abstract: A method, system, and computer program product for optimizing power consumption of an executing processor executing. The method includes determining a first sensitivity relationship (SR) based on a first and a second performance metric value (PMV) measured at a first and second operating frequency (OF), respectively. The first SR predicts workload performance over a range of OFs. A third OF is determined based on the first SR and a specified workload performance floor. A third PMV is measured by executing the processor operating at the third OF. A second SR based on the second and third PMVs is then determined. The first and second SRs are logically combined to generate a third SR. Based on the third SR, a fourth OF is outputted.Type: ApplicationFiled: December 8, 2008Publication date: June 10, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John B. Carter, Heather L. Hanson, Karthick Rajamani, Freeman L. Rawson, III, Malcolm S. Ware
-
Publication number: 20100115343Abstract: Semiconductor device circuits and methods are provided for adjusting core processor performance and energy-efficiency based on usage metrics. Metric detection, performance state selection, and adjustment are done in digital logic hardware without intervening input from system software or firmware, thus greatly speeding the processor performance adjustment. Mapping usage and state information to desired processor power-performance states is also provided in circuitry rather than firmware or power control software. The mapping values may be programmable software or firmware, but detection, selection, and adjustment occur automatically in hardware without intervening input from firmware or software.Type: ApplicationFiled: November 3, 2008Publication date: May 6, 2010Applicant: International Business Machines CorporationInventors: Michael S. Floyd, Karthick Rajamani, Freeman L. Rawson, III, Malcolm S. Ware
-
Publication number: 20100095137Abstract: Dynamic frequency and voltage scaling for a computer processor, including retrieving information specifying a nominal operating point of frequency and voltage and an operating range of frequency and voltage for the processor; creating, by the power management module dynamically at run time in dependence upon the retrieved information, a table of frequency, voltage pairs, each pair specifying an operating point of frequency and voltage for the processor, each pair disposed upon a line drawn in frequency-voltage space through the nominal operating point between the minimum operating point and the maximum operating point, the distance between each pair defined in dependence upon a minimum change in power supply voltage supported by the power supply; and selecting and applying, by the power management module from the table, an operating voltage and frequency for the processor in dependence upon current operating conditions of the processor.Type: ApplicationFiled: October 13, 2008Publication date: April 15, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andreas Bieswanger, Andrew Geissler, Hye-Young McCreary, Freeman L. Rawson, Malcolm S. Ware
-
Publication number: 20100070787Abstract: Disclosed is a computer implemented method, computer program product, and apparatus for determining a safe lower bound for a commonly powered data processing system. A power management module operates the data processing system using at least one nominal operating parameter during an exploration periodicity, with the at least one nominal operating parameter being clock speed. The power management module determines whether a calibration period is occurring. The power management module calibrates the data processing system up to a measurement interval duration expiration. The power management module may repeat operating the data processing system using the at least one nominal operating parameter.Type: ApplicationFiled: September 18, 2008Publication date: March 18, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andreas Bieswanger, Thomas M. Brey, Ajay Dholakia, Andrew Geissler, Hye-Young McCreary, Freeman L. Rawson, III, Malcolm S. Ware
-
Publication number: 20100049995Abstract: Mitigating effects of delamination of components in the data processing system is provided. A signal is received from one or more sensors in the data processing system. A determination is made as to whether the signal indicates that one threshold in a plurality of thresholds has been reached or exceeded. Responsive to the signal indicating that one threshold in the plurality of thresholds has been reached or exceeded, a determination is made as to whether the one threshold is a low temperature threshold or a high temperature threshold. Responsive to the one threshold being a low temperature threshold, one of a plurality of actions is initiated to increase a temperature of the data processing system thereby mitigating effects of delamination of the components in the data processing system.Type: ApplicationFiled: August 20, 2008Publication date: February 25, 2010Applicant: International Business Machines CorporationInventors: Jon A. Casey, Michael S. Floyd, Soraya Ghiasi, Kenneth C. Marston, Jennifer V. Muncy, Malcolm S. Ware, Roger D. Weekly
-
Publication number: 20090327764Abstract: Methods, computers, and products for managing power consumption of a computer, the computer including a computer processor and managing power consumption of a computer includes: dynamically during operation of the computer, setting, by an in-band power manager in dependence upon performance metrics of the computer processor, a current performance state (‘p-state’) of the computer processor; and providing, by the in-band power manager to an out-of-band power manager, the current p-state of the computer processor.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas M. Brey, Wesley M. Felter, Sumeet Kochar, Charles R. Lefurgy, Ryuji Orita, Freeman L. Rawson, III, Malcolm S. Ware
-
Publication number: 20090327765Abstract: Methods and products for managing power consumption of a computer and computers for which power consumption is managed. The computer includes the computer including a computer processor and embodiments of the present invention include providing, by an in-band power manger to an out-of-band power manager, a proposed performance state (‘p-state’) for the computer processor; determining, by the out-of-band power manager, in dependence upon a power setpoint and currently-measured operating metrics of the computer processor, whether to approve the proposed p-state; and if the out-of-band power manager approves the proposed p-state, setting operating parameters of the computer processor according to the approved p-state.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas M. Brey, Wesley M. Felter, Sumeet Kochar, Charles R. Lefurgy, Ryuji Orita, Freeman L. Rawson, III, Malcolm S. Ware
-
Publication number: 20090099817Abstract: A system for identifying a subset of sensors to sample to reduce the frequency of sensor access. The system determines rise times and records values for the sensors in the system. A time criticality of the sensors is determined based on the rise times. The system processes the sensors by first creating sensor subsets based on one or more constraints on the sensors. The system monitors the values of the sensors in a sensor subset and flags a sensor when it makes a determination that, prior to a next scheduled sampling of the sensor subset, the value of a sensor in the monitored sensor subset will exceed a threshold constraint. The system moves those flagged sensors to a second sensor subset which complies with the sensor's constraints.Type: ApplicationFiled: December 22, 2008Publication date: April 16, 2009Applicant: International Business Machines CorporationInventors: Andreas Bieswanger, Michael S. Floyd, Andrew J. Geissler, Soraya Ghiasi, Hye-Young McCreary, Guillermo J. Silva, Malcolm S. Ware
-
Patent number: 7502705Abstract: A system for identifying a subset of sensors to sample to reduce the frequency of sensor access. The system determines rise times and records values for the sensors in the system. A time criticality of the sensors is determined based on the rise times. The system processes the sensors by first creating sensor subsets based on one or more constraints on the sensors. The system monitors the values of the sensors in a sensor subset and flags a sensor when it makes a determination that, prior to a next scheduled sampling of the sensor subset, the value of a sensor in the monitored sensor subset will exceed a threshold constraint. The system moves those flagged sensors to a second sensor subset which complies with the sensor's constraints.Type: GrantFiled: May 29, 2007Date of Patent: March 10, 2009Assignee: International Business Machines CorporationInventors: Andreas Bieswanger, Michael S. Floyd, Andrew J. Geissler, Soraya Ghiasi, Hye-Young McCreary, Guillermo J. Silva, Malcolm S. Ware
-
Publication number: 20080307238Abstract: A system is provided for unified management of power, performance, and thermals in computer systems. This system incorporates elements to effectively address all aspects of managing computing systems in an integrated manner, instead of independently. The system employs an infrastructure for real-time measurements feedback, an infrastructure for regulating system activity, component operating levels, and environmental control, a dedicated control structure for guaranteed response/preemptive action, and interaction and integration components. The system provides interfaces for user-level interaction. The system also employs methods to address power/thermal concerns at multiple timescales. In addition, the system improves efficiency by adopting an integrated approach, rather than treating different aspects of the power/thermal problem as individual issues to be addressed in a piecemeal fashion.Type: ApplicationFiled: June 6, 2007Publication date: December 11, 2008Inventors: Andreas Bieswanger, Michael S. Floyd, Soraya Ghiasi, Steven P. Hartman, Thomas W. Keller, JR., Hye-Young McCreary, Karthick Rajamani, Freeman L. Rawson, III, Juan C. Rubio, Malcolm S. Ware
-
Publication number: 20080300817Abstract: A system for identifying a subset of sensors to sample to reduce the frequency of sensor access. The system determines rise times and records values for the sensors in the system. A time criticality of the sensors is determined based on the rise times. The system processes the sensors by first creating sensor subsets based on one or more constraints on the sensors. The system monitors the values of the sensors in a sensor subset and flags a sensor when it makes a determination that, prior to a next scheduled sampling of the sensor subset, the value of a sensor in the monitored sensor subset will exceed a threshold constraint. The system moves those flagged sensors to a second sensor subset which complies with the sensor's constraints.Type: ApplicationFiled: May 29, 2007Publication date: December 4, 2008Inventors: Andreas Bieswanger, Michael S. Floyd, Andrew J. Geissler, Soraya Ghiasi, Hye-Young McCreary, Guillermo J. Silva, Malcolm S. Ware
-
Publication number: 20080107218Abstract: A system and method of parameter measurement for a distributed computer system, the method including selecting a master unit; selecting slave units operably connected to the master unit on a bus, the slave units having a slave clock; determining slave unit latencies between the master unit and the slave units; generating slave unit synchronizing signals for the slave units, the slave unit synchronizing signals being adjusted for the slave unit latencies; synchronizing the slave clocks in response to the slave unit synchronizing signals; and measuring an operating parameter at the slave units at a synchronously determined time.Type: ApplicationFiled: November 2, 2006Publication date: May 8, 2008Inventors: Andrew Geissler, Malcolm S. Ware, Hye-Young McCreary, Andreas Bieswanger
-
Publication number: 20080098254Abstract: A method for autonomous dynamic voltage (v) and frequency (f) scaling (DVFS) of a microprocessor, wherein autonomous detection of phases of high microprocessor workload and prediction of their duration is performed (PID). The microprocessor frequency (f) will be temporarily increased (LUT) to an appropriate safe value (even beyond its nominal frequency) consistent with technological and ambient constraints in order to improve performance when the computer system comprising the microprocessor benefits most, while during phases of low microprocessor workload its frequency (f) and voltage (v) will be decreased to save energy. This technique exploits hidden performance capabilities and improves the total performance of a computer system without compromising operational stability. No additional hardware such as service processors is needed for contemporary computer systems supporting performance counters and DFVS already.Type: ApplicationFiled: August 14, 2007Publication date: April 24, 2008Inventors: Peter Altevogt, Hans Boettiger, Wesley M. Felter, Charles R. Lefurgy, Lutz Stiege, Malcolm S. Ware