Patents by Inventor Manish Garg
Manish Garg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8724373Abstract: Systems and methods for selectively boosting word-line (WL) voltage in a memory cell array. The method relies several embodiments to minimize energy costs associated with WL boost scheme. One embodiment generates a transient voltage boost rather than supply a DC voltage boost. The transient boost generation may be controlled on a cycle basis and can be disabled when the array is not accessed. Another embodiment allows the system to generate the transient voltage boost locally, near a WL driver and only during the cycles when it is needed. Localized boost voltage generation reduces the load capacitance that needs to be boosted to higher voltage. Another embodiment efficiently distributes the transient boost to the WL drivers.Type: GrantFiled: September 11, 2012Date of Patent: May 13, 2014Assignee: QUALCOMM IncorporatedInventors: Manish Garg, Michael ThaiThanh Phan
-
Publication number: 20140119102Abstract: Systems and methods for detecting and suppressing crowbar currents in memory arrays. A dummy read is implemented to prevent crowbar currents in the case of simultaneous read-write collisions in a static random access memory (SRAM) array having cross-coupled bitline keepers. When a simultaneous read and write operation to a first entry of the memory array is detected, the read operation to the first entry is suppressed and a dummy read operation to a second entry of the memory array is performed. The write operation to the first entry is allowed to proceed undisturbed.Type: ApplicationFiled: March 7, 2013Publication date: May 1, 2014Applicant: QUALCOMM INCORPORATEDInventors: Harish Shankar, David Paul Hoff, Manish Garg
-
Patent number: 8659972Abstract: Embodiments of the invention are directed to systems and methods for adaptively boosting the supply voltage to an SRAM (Static Random Access Memory) in response to process-voltage-temperature variations when needed. Embodiments include a critical path that simulates a typical memory cell and read-out circuit in the SRAM. Applying a trigger signal to a word-line input port of the critical path, and comparing the output of the critical path to a reference-latch signal, provides an indication of when to boost the supply voltage to the read-out circuits of the SRAM.Type: GrantFiled: July 9, 2012Date of Patent: February 25, 2014Assignee: QUALCOMM IncorporatedInventors: Michael ThaiThanh Phan, Manish Garg, David Paul Hoff, Quan Nguyen
-
Publication number: 20130332547Abstract: Web-based email systems are enabled to synchronize conversations and conversation properties. Conversations are enumerated to new clients providing folder-specific and global conversation information. After receiving the initial conversation information, clients maintain a conversation state, which is used in updating clients from a web service store through a conversation synchronization command employing an internal application programming interface within the email service.Type: ApplicationFiled: August 12, 2013Publication date: December 12, 2013Applicant: Microsoft CorporationInventors: Patrick Tousignant, Manish Garg, Sridhar Sundararaman
-
Publication number: 20130332425Abstract: According to an aspect of the present invention, a content server enhances content mediated engagements, by first enabling a user to specify a content collection containing a set of contents according to a specific/desired sequence, and then storing a data indicating the collection. The set of contents are selected from contents (or portions thereof) maintained in a repository. In response to receiving during a content mediated engagement, a request of the stored content collection, the content server then provides the set of contents according to the specific sequence. The content server also facilitates the same content (maintained in repository) to be included and accordingly provided as part of different content collections.Type: ApplicationFiled: June 5, 2013Publication date: December 12, 2013Inventors: Manish GARG, Avinash BIRNALE, Vikram CHADAGA, Ajay GABALE, Dwarakanathan L N
-
Patent number: 8576612Abstract: A memory cell includes a storage element, a write circuit coupled to the storage element and a read circuit coupled to the storage element. At least a portion of the storage element and at least a portion of the write circuit are fabricated using a thicker functional gate oxide and at least a portion of the read circuit is fabricated using a thinner functional gate oxide.Type: GrantFiled: May 6, 2011Date of Patent: November 5, 2013Assignee: QUALCOMM IncorporatedInventors: Manish Garg, Chiaming Chai, Michael ThaiThanh Phan
-
Patent number: 8533275Abstract: Web-based email systems are enabled to synchronize conversations and conversation properties. Conversations are enumerated to new clients providing folder-specific and global conversation information. After receiving the initial conversation information, clients maintain a conversation state, which is used in updating clients from a web service store through a conversation synchronization command employing an internal application programming interface within the email service.Type: GrantFiled: August 19, 2011Date of Patent: September 10, 2013Assignee: Microsoft CorporationInventors: Patrick Tousignant, Manish Garg, Sridhar Sundararaman
-
Publication number: 20130091227Abstract: Systems and methods for synchronizing conversation data between a client and a server in a networked computing environment. A data structure associated with an e-mail conversation is encoded and shuttled between the client and the server. When received at the server, the data structure is analyzed to determine changes within the e-mail conversation. The data structure is subsequently modified to reflect or include only those changes to minimize the amount of information transferred between the server and client.Type: ApplicationFiled: October 7, 2011Publication date: April 11, 2013Applicant: MICROSOFT CORPORATIONInventors: Gautam Bhakar, Manish Garg
-
Publication number: 20130083613Abstract: Systems and method for reducing leakage currents and power consumption in a memory array comprising memory cells, such as 8T SRAM cells. The memory array includes logic for dynamically placing a group of memory cells in the memory array in a reduced power state during sleep mode or inactive states of the group of memory cells, such that leakage parts are effectively eliminated. The memory array further includes logic for dynamically enabling a selected group of the memory cells during read or write access operations on the selected memory cells, wherein corresponding read or write bitlines are precharged before and after the respective rear or write operations.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Applicant: QUALCOMM INCORPORATEDInventors: Michael ThaiThanh Phan, Manish Garg, David Paul Hoff
-
Publication number: 20130064004Abstract: Systems and methods for detecting and improving writeability of a static random access memory (SRAM) cell. A bias voltage value corresponding to an operating condition, such as, a process, a voltage, or a temperature operation condition that indicates a cell write failure condition of an external SRAM array comprising the SRAM cell is generated. This bias voltage value is applied to word lines of SRAM cells in a model SRAM array. A first delay for a trigger signal rippled through the model SRAM array is detected and compared to a reference delay. A write assist indication is generated if the first delay is greater than or equal to the reference delay. Based on the write assist indication, a write assist is provided to the SRAM cell.Type: ApplicationFiled: July 18, 2012Publication date: March 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Manish Garg, Michael ThaiThanh Phan
-
Publication number: 20130064031Abstract: Embodiments of the invention are directed to systems and methods for adaptively boosting the supply voltage to an SRAM (Static Random Access Memory) in response to process-voltage-temperature variations when needed. Embodiments include a critical path that simulates a typical memory cell and read-out circuit in the SRAM. Applying a trigger signal to a word-line input port of the critical path, and comparing the output of the critical path to a reference-latch signal, provides an indication of when to boost the supply voltage to the read-out circuits of the SRAM.Type: ApplicationFiled: July 9, 2012Publication date: March 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Michael ThaiThanh Phan, Manish Garg, David Paul Hoff, Quan Nguyen
-
Publication number: 20130064006Abstract: Systems and methods for selectively boosting word-line (WL) voltage in a memory cell array. The method relies several embodiments to minimize energy costs associated with WL boost scheme. One embodiment generates a transient voltage boost rather than supply a DC voltage boost. The transient boost generation may be controlled on a cycle basis and can be disabled when the array is not accessed. Another embodiment allows the system to generate the transient voltage boost locally, near a WL driver and only during the cycles when it is needed. Localized boost voltage generation reduces the load capacitance that needs to be boosted to higher voltage. Another embodiment efficiently distributes the transient boost to the WL drivers.Type: ApplicationFiled: September 11, 2012Publication date: March 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Manish Garg, Michael ThaiThanh Phan
-
Publication number: 20130046836Abstract: Web-based email systems are enabled to synchronize conversations and conversation properties. Conversations are enumerated to new clients providing folder-specific and global conversation information. After receiving the initial conversation information, clients maintain a conversation state, which is used in updating clients from a web service store through a conversation synchronization command employing an internal application programming interface within the email service.Type: ApplicationFiled: August 19, 2011Publication date: February 21, 2013Applicant: MICROSOFT CORPORATIONInventors: Patrick Tousignant, Manish Garg, Sridhar Sundararaman
-
Publication number: 20120256682Abstract: Provided are methods and apparatus for enabling selective push processing during design and fabrication of an integrated circuit to improve performance of selected circuits of the integrated circuit. An exemplary method includes identifying a critical portion of an integrated circuit layout that defines a functional element having a critical operating frequency requirement and designing a subcircuit in the critical portion to enable performing a speed push process to increase performance of the subcircuit. The method can also include identifying at least one of a power supply node, a clock supply node, and an interface node at a boundary between the critical portion and a portion of the integrated circuit that is outside of the critical portion. The critical portion can be designed with a power domain that is independent of the portion of the integrated circuit that is outside of the critical portion.Type: ApplicationFiled: February 13, 2012Publication date: October 11, 2012Applicant: QUALCOMM INCOPORATEDInventors: Jeffrey Herbert Fischer, Manish Garg, Zhongze Wang
-
Patent number: 8239447Abstract: A mechanism for retrieving data over a network using an asynchronous buffer is described herein. According to one embodiment, an exemplary process includes, in response to a request for first data from a client via a first thread, determining whether a local circular buffer contains the requested first data, the local circular buffer having a head region and a tail region for identifying a head and a tail of the local circular buffer respectively, and the local circular buffer containing a portion of a data file maintained by a server over a network, generating a second thread to the server over the network to request the first data, if the local circular buffer does not contain the requested first data, and returning the first thread to the client while waiting for a result of the second thread from the server. Other methods and apparatuses are also described.Type: GrantFiled: December 28, 2004Date of Patent: August 7, 2012Assignee: SAP AGInventors: Manish Garg, Martin H. Stein, Martin W. Steiner
-
Patent number: 8181054Abstract: A circuit arrangement and method of executing program code which utilize power control instructions capable of dynamically controlling power dissipation of multiple hardware resources during execution of a program by a processor. The processor configured to process such power control instructions and to maintain the power modes of the multiple hardware resources to that specified in an earlier-processed power control instruction, such that subsequently-processed instructions will be processed while the power modes of the multiple hardware resources are set to that specified by the earlier-processed power control instruction.Type: GrantFiled: May 27, 2011Date of Patent: May 15, 2012Assignee: NXP B.V.Inventors: Andrei Terechko, Manish Garg
-
Publication number: 20110231688Abstract: A circuit arrangement and method of executing program code which utilize power control instructions capable of dynamically controlling power dissipation of multiple hardware resources during execution of a program by a processor. The processor configured to process such power control instructions and to maintain the power modes of the multiple hardware resources to that specified in an earlier-processed power control instruction, such that subsequently-processed instructions will be processed while the power modes of the multiple hardware resources are set to that specified by the earlier-processed power control instruction.Type: ApplicationFiled: May 27, 2011Publication date: September 22, 2011Applicant: NXP B.V.Inventors: Andrei Terechko, Manish Garg
-
Publication number: 20110227639Abstract: A sense amplifier circuit is implemented for suppressing Miller effect capacitive coupling. The amplifier circuit comprises a differential amplifier circuit having a first input, a first output interstitial node, a second input, a second output interstitial node, a third input to enable or disable the differential amplifier, and having an equalizer circuit coupled between the first output interstitial node and the second output interstitial node. The amplifier circuit also comprises a cross coupled latch circuit having a first latch input coupled to the first output interstitial node, a second latch input coupled to the second output interstitial node, a first latch output, and a second latch output, wherein during a first time period the first latch output and the second latch output are precharged, the differential amplifier circuit is disabled, and the equalizer circuit is enabled to suppress the Miller effect capacitive coupling on the sense amplifier inputs.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Applicant: QUALCOMM IncorporatedInventors: Michael ThaiThanh Phan, Chiaming Chai, Manish Garg
-
Publication number: 20110211386Abstract: A memory cell includes a storage element, a write circuit coupled to the storage element and a read circuit coupled to the storage element. At least a portion of the storage element and at least a portion of the write circuit are fabricated using a thicker functional gate oxide and at least a portion of the read circuit is fabricated using a thinner functional gate oxide.Type: ApplicationFiled: May 6, 2011Publication date: September 1, 2011Applicant: QUALCOMM INCORPORATEDInventors: Manish Garg, Chiaming Chai, Michael ThaiThanh Phan
-
Patent number: 8008961Abstract: Adaptive clock generators, systems, and related methods than can be used to generate a clock signal for a functional circuit to avoid or reduce performance margin are disclosed. In certain embodiments, a clock generator autonomously and adaptively generates a clock signal according to a delay path(s) provided in a delay circuit(s) relating to a selected delay path(s) in the functional circuit(s). The clock generator includes a delay circuit(s) adapted to receive an input signal and delay the input signal by an amount relating to a delay path(s) of a functional circuit(s) to produce an output signal. A feedback circuit is coupled to the delay circuit(s) and responsive to the output signal, wherein the feedback circuit is adapted to generate the input signal back to the delay circuit(s) in an oscillation loop configuration. The input signal can be used to provide a clock signal to the functional circuit(s).Type: GrantFiled: December 14, 2009Date of Patent: August 30, 2011Assignee: QUALCOMM IncorporatedInventors: Manish Garg, Chiaming Chai, Jeffrey Todd Bridges