Patents by Inventor Manish Shah
Manish Shah has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10747540Abstract: An apparatus is disclosed, the apparatus including a branch target cache memory configured to store one or more entries. Each entry of the one or more entries may include an address tag and a corresponding target address. The apparatus may also include a control circuit configured to check for at least one taken branch instruction in a group of one or more instructions fetched using a current address. The control circuit may be further configured to generate an address tag corresponding to the group of one or more instructions using another address used prior to the current address in response to a determination that the group of one or more instructions includes a taken branch instruction. In addition, the control circuit may be configured to store the corresponding address tag and a target address associated with the taken branch instruction in a particular entry in the branch target cache memory.Type: GrantFiled: November 1, 2016Date of Patent: August 18, 2020Assignee: Oracle International CorporationInventors: Yuan Chou, Manish Shah
-
Publication number: 20200247800Abstract: The present application relates to substituted fused heteroaryl and hetero-cyclic compounds, useful as nicotinamide adenine dinucleotide phosphate oxidase inhibitors (NADPH oxidase inhibitors), processes for their preparation, pharmaceutical compositions comprising the compounds, and the use of the compounds or the compositions in the treatment or prevention of various diseases, conditions and/or disorders mediated by NADPH oxidase.Type: ApplicationFiled: May 4, 2018Publication date: August 6, 2020Inventors: Sukeerthi Kumar, Abraham Thomas, Sachin Sundarlal Chaudhari, Laxmikant Atmaram Gharat, Neelima Khairatkar-Joshi, Daisy Manish Shah, Indranil Mukhopadhyay
-
Patent number: 10728769Abstract: Aspects of the disclosure include determining that a first instance of a first object is present in a first image in accordance with an execution of a first image processing algorithm, generating a first bounding region that at least partially surrounds the first instance of the first object in the first image, determining that the first instance of the first object in the first image has a first attribute in accordance with an execution of a second image processing algorithm, wherein the second image processing algorithm is operative on the first image in accordance with the first bounding region, and selecting the first instance of the first object and/or a second instance of the first object to receive a deployment of a network resource in accordance with the determining that the first instance of the first object in the first image has the first attribute. Other aspects are disclosed.Type: GrantFiled: May 31, 2019Date of Patent: July 28, 2020Assignee: AT&T Intellectual Property I, L.P.Inventors: Arun Jotshi, Amit Rathod, Gaurav Thakur, Suchitra Krishnaswamy, Shang Li, Kathleen Meier-Hellstern, Manish Shah, Martin Suchara
-
Patent number: 10650007Abstract: Aspects extend to methods, systems, and computer program products for ranking contextual metadata to generate relevant data insights. Aspects of the invention can be used to enhance data analytics by automatically deriving relevance signals used to generate insights closely related to the context in which a user is exploring or analyzing data. User experiences can include embedded data visualizations, search engines, and natural language querying systems to help users understand their data more effectively. By utilizing metrics on the relevance information, insights related and/or relevant to the context in which the user is analyzing data can be created. Thus, relevance information can define a scope for a variety of automatically generated insights of data. Insight generation can be based on computed relevance signals that target areas interesting to users.Type: GrantFiled: June 16, 2016Date of Patent: May 12, 2020Assignee: Microsoft Technology Licensing, LLCInventors: Saliha Azzam, Steven Paul Breyer, Eeshan Manish Shah, Youssef El Fassy Fihry, Ankur Satyendrakumar Sharma, Manal Hussein Alassaf, Xiang He, Vikram Rajasekaran
-
Publication number: 20200073835Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: ApplicationFiled: November 8, 2019Publication date: March 5, 2020Inventors: Robert Golla, Manish Shah, Mark Luttrell
-
Patent number: 10579107Abstract: Reversible connector orientation detection circuitry, reversibly connectible devices having multiple device portions, and methods for determining a connection orientation of multiple device portions of a hardware device are provided herein. A hardware device can include a first device portion and a second device portion. A first resistor can be in a first side of the first device portion. A second resistor can be in a first side of the second device portion, and a third resistor can be in a second side of the second device portion. Connection of the first device portion to the second device portion in different orientations creates, through the resistors, different voltages that can be compared by a digital logic device to indicate orientation. The compared voltages are within either a low voltage range below a digital logic low threshold or a high voltage range above a digital logic high threshold.Type: GrantFiled: March 22, 2017Date of Patent: March 3, 2020Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: James Hao-An Chen Lin, Jyhlin Chang, Manish Shah
-
Patent number: 10474601Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: GrantFiled: February 6, 2017Date of Patent: November 12, 2019Assignee: Oracle International CorporationInventors: Robert Golla, Manish Shah, Mark Luttrell
-
Publication number: 20190318165Abstract: Methods, systems, and devices are provided for identifying hazards. According to one aspect, a computer-implemented method can include receiving a plurality of sensor data including one or more image files from a mobile device. The method can include generating one or more position and label pairs based on the plurality of sensor data. The method can include assigning a hazard recognition to each of the position and label pairs. The method can include assigning a score associated to each of the hazard recognitions. The method can include displaying a result including one or more image results based on the one or more image files, one or more hazard recognitions, the one or more hazard recognitions associated with at least one of the one or more image results, and one or more scores associated to each of the hazard recognitions.Type: ApplicationFiled: April 16, 2019Publication date: October 17, 2019Inventors: Manish Shah, Jeffrey Greenberg, Evan Minamoto, Navin Gupta, Paolo Tagliani, Francisco Jose Montiel Navarro
-
Patent number: 10430342Abstract: An apparatus includes a buffer configured to store a plurality of instructions previously fetched from a memory, wherein each instruction of the plurality of instructions may be included in a respective thread of a plurality of threads. The apparatus also includes control circuitry configured to select a given thread of the plurality of threads dependent upon a number of instructions in the buffer that are included in the given thread. The control circuitry is also configured to fetch a respective instruction corresponding to the given thread from the memory, and to store the respective instruction in the buffer.Type: GrantFiled: November 18, 2015Date of Patent: October 1, 2019Assignee: Oracle International CorporationInventors: Yuan Chou, Gideon Levinsky, Manish Shah, Robert Golla, Matthew Smittle
-
Publication number: 20190236027Abstract: A system for generating predictions for a hardware table walk to find a map of a given virtual address to a corresponding physical address is disclosed. The system includes a plurality of memories, which each includes respective plurality of entries, each of which includes a prediction of a particular one of a plurality of buffers which includes a portion of a virtual to physical address translation map. A first circuit may generate a plurality of hash values to retrieve a plurality of predictions from the plurality of memories, where each has value depends on a respective address and information associated with a respective thread. A second circuit may select a particular prediction of the retrieved predictions to use based on a history of previous predictions.Type: ApplicationFiled: April 5, 2019Publication date: August 1, 2019Inventors: John Pape, Manish Shah, Gideon Levinsky, Jared Smolens
-
Publication number: 20190216472Abstract: The present jig for guiding placement of femoral component of the implant in a knee replacement surgery (J) is a pre-assembled Jig (J) that ensures precision fit femoral implant for knee replacement based on difference of cuts in millimeters instead of the usual angle measurement in degrees. It avoids intrusion of the intramedullary canal substantially decreasing the risks of embolism. It enables the surgeon to use precise values of depth of cuts obtained from a system for obtaining optimum fit implant as described in patent application number 3896/MUM2015. This enables the surgeon to control precisely the placement of the implant in terms of flexion or extension, varus or valgus, internal or external rotation. It also enables precise placement of the four-in-one cutting block simultaneously with the distal femur cut; ensuring precise placement of knee femoral component of the knee implant. This reduces efforts and time taken during surgery.Type: ApplicationFiled: July 19, 2017Publication date: July 18, 2019Inventor: Manish Shah
-
Patent number: 10346487Abstract: A data attribution system uses a unique identifier (UID) that uniquely identifies a particular individual. A search is conducted of different data sources and, different types of profile information associated with the UID is extracted from the data sources. The different types of profile information associated with the same UID is aggregated together and displayed in a same screen presentation on a user interface.Type: GrantFiled: May 14, 2015Date of Patent: July 9, 2019Assignee: LIVERAMP, INC.Inventors: Auren Hoffman, Manish Shah, Jeremy Lizt, Vivek Sodera
-
Patent number: 10318303Abstract: A method and apparatus for performing branch prediction is disclosed. A branch predictor includes a history buffer configured to store a branch history table indicative of a history of a plurality of previously fetched branch instructions. The branch predictor also includes a branch target cache (BTC) configured to store branch target addresses for fetch addresses that have been identified as including branch instructions but have not yet been predicted. A hash circuit is configured to form a hash of a fetch address, history information received from the history buffer, and hit information received from the BTC, wherein the fetch address includes a branch instruction. A branch prediction unit (BPU) configured to generate a branch prediction for the branch instruction included in the fetch address based on the hash formed from the fetch address, history information, and BTC hit information.Type: GrantFiled: March 28, 2017Date of Patent: June 11, 2019Assignee: Oracle International CorporationInventors: Manish Shah, Jared Smolens
-
Patent number: 10255197Abstract: A system for generating predictions for a hardware table walk to find a map of a given virtual address to a corresponding physical address is disclosed. The system includes a plurality memories, which each includes respective plurality of entries, each of which includes a prediction of a particular one of a plurality of buffers which includes a portion of a virtual to physical address translation map. A first circuit may generate a plurality of hash values to retrieve a plurality of predictions from the plurality of memories, where each has value depends on a respective address and information associated with a respective thread. A second circuit may select a particular prediction of the retrieved predictions to use based on a history of previous predictions.Type: GrantFiled: July 20, 2016Date of Patent: April 9, 2019Assignee: Oracle International CorporationInventors: John Pape, Manish Shah, Gideon Levinsky, Jared Smolens
-
Patent number: 10198260Abstract: A system that for storing program counter values is disclosed. The system may include a program counter, a first memory including a plurality of sectors, a first circuit configured to retrieve a program instruction from a location in memory dependent upon a value of the program counter, send the value of the program counter to an array for storage and determination a predicted outcome of the program instruction in response to a determination that execution of the program instruction changes a program flow. The second circuit may be configured to retrieve the value of the program counter from a given entry in a particular sector of the array, and determine an actual outcome of the program instruction dependent upon the retrieved value of the program counter.Type: GrantFiled: January 13, 2016Date of Patent: February 5, 2019Assignee: Oracle International CorporationInventors: Manish Shah, Christopher Olson
-
Publication number: 20180285114Abstract: A method and apparatus for performing branch prediction is disclosed. A branch predictor includes a history buffer configured to store a branch history table indicative of a history of a plurality of previously fetched branch instructions. The branch predictor also includes a branch target cache (BTC) configured to store branch target addresses for fetch addresses that have been identified as including branch instructions but have not yet been predicted. A hash circuit is configured to form a hash of a fetch address, history information received from the history buffer, and hit information received from the BTC, wherein the fetch address includes a branch instruction. A branch prediction unit (BPU) configured to generate a branch prediction for the branch instruction included in the fetch address based on the hash formed from the fetch address, history information, and BTC hit information.Type: ApplicationFiled: March 28, 2017Publication date: October 4, 2018Inventors: Manish Shah, Jared Smolens
-
Publication number: 20180275724Abstract: Reversible connector orientation detection circuitry, reversibly connectible devices having multiple device portions, and methods for determining a connection orientation of multiple device portions of a hardware device are provided herein. A hardware device can include a first device portion and a second device portion. A first resistor can be in a first side of the first device portion. A second resistor can be in a first side of the second device portion, and a third resistor can be in a second side of the second device portion. Connection of the first device portion to the second device portion in different orientations creates, through the resistors, different voltages that can be compared by a digital logic device to indicate orientation. The compared voltages are within either a low voltage range below a digital logic low threshold or a high voltage range above a digital logic high threshold.Type: ApplicationFiled: March 22, 2017Publication date: September 27, 2018Applicant: Microsoft Technology Licensing, LLCInventors: James Hao-An Chen Lin, Jyhlin Chang, Manish Shah
-
Publication number: 20180225239Abstract: A system is disclosed, including a plurality of access units, a plurality of circuit nodes each coupled to a respective access unit, and a plurality of data processing nodes each coupled to a respective access unit. A particular data processing node may be configured to generate a plurality of data transactions. The particular data processing node may also be configured to determine an availability of a coupled access unit. In response to a determination that the coupled access unit is unavailable, the particular data processing node may be configured to halt a transfer of the plurality of data transactions to the coupled access unit and assert a halt indicator signal. In response to a determination that the coupled access unit is available, the particular data processing node may be configured to transfer the particular data transaction to the coupled access unit.Type: ApplicationFiled: February 6, 2017Publication date: August 9, 2018Inventors: Robert Golla, Manish Shah, Mark Luttrell
-
Patent number: 10001998Abstract: Embodiments for a processor that selectively enables and disables branch prediction are disclosed. The processor may include counters to track a number of fetched instructions, a number of branches, and a number of mispredicted branches. A misprediction threshold may be calculated dependent upon the tracked number of branches and a predefined misprediction ratio. Branch prediction may then be disabled when the number of mispredictions exceed the determined threshold value and dependent upon the branch rate.Type: GrantFiled: April 18, 2014Date of Patent: June 19, 2018Assignee: Oracle International CorporationInventors: Haowei Zhang, Xiaoying Shen, Manish Shah
-
Publication number: 20180121200Abstract: An apparatus is disclosed, the apparatus including a branch target cache memory configured to store one or more entries. Each entry of the one or more entries may include an address tag and a corresponding target address. The apparatus may also include a control circuit configured to check for at least one taken branch instruction in a group of one or more instructions fetched using a current address. The control circuit may be further configured to generate an address tag corresponding to the group of one or more instructions using another address used prior to the current address in response to a determination that the group of one or more instructions includes a taken branch instruction. In addition, the control circuit may be configured to store the corresponding address tag and a target address associated with the taken branch instruction in a particular entry in the branch target cache memory.Type: ApplicationFiled: November 1, 2016Publication date: May 3, 2018Inventors: Yuan Chou, Manish Shah