Patents by Inventor Masao Moriguchi
Masao Moriguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120034765Abstract: An object is to provide a manufacturing method of a microcrystalline silicon film with improved adhesion between an insulating film and the microcrystalline silicon film. The microcrystalline silicon film is formed in the following manner. Over an insulating film, a microcrystalline silicon grain having a height that allows the microcrystalline silicon grain to be completely oxidized by later plasma oxidation (e.g., a height greater than 0 nm and less than or equal to 5 nm), or a microcrystalline silicon film or an amorphous silicon film having a thickness that allows the microcrystalline silicon film or the amorphous silicon film to be completely oxidized by later plasma oxidation (e.g., a thickness greater than 0 nm and less than or equal to 5 nm) is formed.Type: ApplicationFiled: July 19, 2011Publication date: February 9, 2012Applicants: SHARP KABUSHIKI KAISHA, SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Hidekazu MIYAIRI, Takashi IENAGA, Masao MORIGUCHI, Yosuke KANZAKI
-
Publication number: 20110303916Abstract: A semiconductor device of the present invention includes: a lower electrode (110); a contact layer (130) including a first contact layer (132), a second contact layer (134) and a third contact layer (136) overlapping with a semiconductor layer (120); and an upper electrode (140) including a first upper electrode (142), a second upper electrode (144) and a third upper electrode (146). The second contact layer (134) includes a first region (134a), and a second region (134b) separate from the first region (134a), and the second upper electrode (144) is directly in contact with the semiconductor layer (120) in a region between the first region (134a) and the second region (134b) of the second contact layer (134).Type: ApplicationFiled: January 29, 2010Publication date: December 15, 2011Applicant: SHARP KABUSHIKI KAISHAInventors: Yudai Takanishi, Masao Moriguchi
-
Publication number: 20110274234Abstract: A shift register of at least one embodiment of the present invention is a shift register supported by an insulative substrate, wherein: the shift register includes a plurality of stages each sequentially outputting output signals; each of the plurality of stages includes a first transistor for outputting the output signals, and a plurality of second transistors whose source region or drain region is electrically connected to a gate electrode of the first transistor; and the plurality of second transistors include a multi-channel transistor having an active layer including at least two channel regions, a source region and a drain region. This improves characteristics of a shift register forming a monolithic gate driver.Type: ApplicationFiled: November 19, 2009Publication date: November 10, 2011Inventors: Mayuko Sakamoto, Masao Moriguchi, Yasuaki Iwase, Yuhichi Saitoh, Tokuo Yoshida, Yohsuke Kanzaki
-
Publication number: 20110269284Abstract: The present invention provides a semiconductor substrate, which comprises a singlecrystalline Si substrate which includes an active layer having a channel region, a source region, and a drain region, the singlecrystalline Si substrate including at least a part of a device structure not containing a well-structure or a channel stop region; a gate insulating film formed on the singlecrystalline Si substrate; a gate electrode formed on the gate insulating film; a LOCOS oxide film whose thickness is more than a thickness of the gate insulating film, the LOCOS oxide film being formed on the singlecrystalline Si substrate by surrounding the active layer; and an insulating film formed over the gate electrode and the LOCOS oxide film.Type: ApplicationFiled: June 1, 2011Publication date: November 3, 2011Applicant: SHARP KABUSHIKI KAISHAInventors: Yutaka Takafuji, Yasumori Fukushima, Masao Moriguchi
-
Patent number: 8017492Abstract: A method for fabricating a semiconductor device according to the present invention is a method for fabricating a semiconductor device including a substrate layer including a plurality of first regions each having an active region and a plurality of second regions each being provided between adjacent ones of the first region. The fabrication method includes an isolation insulation film formation step of forming an isolation insulation film in each of the second regions so that a surface of the isolation insulation film becomes at the same height as that of a surface of a gate oxide film covering the active region, a peeling layer formation step of forming a peeling layer by ion-implanting hydrogen into the substrate layer after the isolation insulation film formation step, and a separation step of separating part of the substrate layer along the peeling layer.Type: GrantFiled: August 12, 2008Date of Patent: September 13, 2011Assignee: Sharp Kabushiki KaishaInventors: Yasumori Fukushima, Masao Moriguchi, Yutaka Takafuji
-
Publication number: 20110169005Abstract: A diode 201 includes a gate electrode 2, a gate insulating layer 5 provided on the gate electrode 2, at least one semiconductor layer 6, 7 provided on the gate insulating layer 5 and which includes a first region 6a and a second region 7b, a first electrode 10 which is provided on the first region 6a and which is electrically coupled to the first region 6a and the gate electrode 2, and a second electrode 12 which is provided on the second region 7b and which is electrically coupled to the second region 7b. The at least one semiconductor layer 6, 7 includes a channel region 6c which extends above the gate electrode 2 with the intervention of the gate insulating layer 5 therebetween, and a resistor region 7d which does not extend above the gate electrode 2. When the diode 201 is in an ON state, an electric current path is formed between the first electrode 10 and the second electrode 12, the electric current path including the channel region 6c and the resistor region 7d.Type: ApplicationFiled: September 1, 2009Publication date: July 14, 2011Applicant: SHARP KABUSHIKI KAISHAInventors: Yuichi Saito, Masao Moriguchi, Tokuo Yoshida, Yasuaki Iwase, Yohsuke Kanzaki, Mayuko Sakamoto
-
Publication number: 20110147756Abstract: A semiconductor device 10 according to the present invention includes an active layer 14 supported on a substrate 11 and having two channel regions 14c1, 14c2, a source region 14s, a drain region 14d, and an intermediate region 14m formed between the two channel regions 14c1, 14c2; a contact layer 16 having a source contact region 16s, a drain contact region 16d, and an intermediate contact region 16m; a source electrode 18s; a drain electrode 18d; an intermediate electrode 18m; and a gate electrode 12 facing the two channel regions and the intermediate region through a gate insulating film 13 interposed therebetween. An entire portion of the intermediate electrode 18m that is located between the first channel region 14c1 and the second channel region 14c2 overlaps the gate electrode 12 through the intermediate region 14m and the gate insulating film 13.Type: ApplicationFiled: September 14, 2009Publication date: June 23, 2011Applicant: SHARP KABUSHIKI KAISHAInventors: Masao Moriguchi, Tokuo Yoshida, Yuhichi Saitoh, Yasuaki Iwase, Yosuke Kanzaki, Mayuko Sakamoto
-
Publication number: 20110101354Abstract: A semiconductor device 101 includes: a substrate 1; an active layer 4 provided on the substrate 1, the active layer 4 including a channel region 4c and a first region 4a and a second region 4b that are respectively located on opposite sides of the channel region 4c; a first contact layer 6a and a second contact layer 6b which are respectively in contact with the first region 4a and the second region 4b of the active layer 4; a first electrode 7 electrically coupled to the first region 4a via the first contact layer 6a; a second electrode 8 electrically coupled to the second region 4b via the second contact layer 6b; and a gate electrode 2 which is provided such that a gate insulating layer 3 is interposed between the gate electrode 2 and the active layer 4, the gate electrode 2 being configured to control a conductivity of the channel region 4c. The active layer 4 contains silicon.Type: ApplicationFiled: January 8, 2009Publication date: May 5, 2011Inventors: Yuichi Saito, Masao Moriguchi, Akihiro Kohno
-
Patent number: 7897443Abstract: The present invention provides a production method of a semiconductor device, which can improve characteristics of a semiconductor element including a single crystal semiconductor layer formed by transferring on an insulating substrate. The present invention is a production method of a semiconductor device comprising a single crystal semiconductor layer formed on an insulating substrate, the production method comprising the steps of: implanting a substance for separation into a single crystal semiconductor substrate, thereby forming a separation layer; transferring a part of the single crystal semiconductor substrate, separated at the separation layer, onto the insulating substrate, thereby forming the single crystal semiconductor layer; forming a hydrogen-containing layer on at least one side of the single crystal semiconductor layer; and diffusing hydrogen from the hydrogen-containing layer to the single crystal semiconductor layer.Type: GrantFiled: January 17, 2006Date of Patent: March 1, 2011Assignee: Sharp Kabushiki KaishaInventors: Masao Moriguchi, Yutaka Takafuji, Steven Roy Droes
-
Publication number: 20110006376Abstract: The present invention provides a semiconductor device capable of improving subthreshold characteristics of a PMOS transistor that is included in a thinned base layer and bonded to another substrate, a production method of such a semiconductor device, and a display device. The semiconductor device of the present invention is a semiconductor device, including: a substrate; and a device part bonded to the substrate, the device part including a base layer and a PMOS transistor, the PMOS transistor including a first electrical conduction path and a first gate electrode, the first electrical conduction path being provided inside the base layer on a side where the first gate electrode is disposed.Type: ApplicationFiled: March 3, 2009Publication date: January 13, 2011Inventors: Yasumori Fukushima, Yutaka Takafuji, Masao Moriguchi, Kenshi Tada, Steven Roy Droes
-
Publication number: 20100295047Abstract: To provide a semiconductor device which achieves a high ON current and a low OFF current at the same time, and a fabrication method thereof. A semiconductor device of the present invention includes a glass substrate 1, an island-shaped semiconductor layer 4 which includes a first region 4c, a second region 4a, and a third region 4c, a source region 5a and a drain region 5b, a source electrode 6a, a drain electrode 6b, and a gate electrode 2 for controlling the conductivity of the first region 4c. The upper surface of the first region 4c is closer to the glass substrate 1 than the upper surfaces of ends of the second region 4a and the third region 4b adjacent to the first region 4c are. The distances between the upper surfaces of the ends of the second region 4a and the third region 4b and the upper surface of the first region 4c along the thickness direction of the semiconductor layer 4 are each independently not less than one time and not more than seven times the thickness of the first region 4b.Type: ApplicationFiled: January 23, 2009Publication date: November 25, 2010Inventors: Masao Moriguchi, Yuichi Saito, Akihiko Kohno
-
Patent number: 7838936Abstract: An active matrix substrate includes a glass substrate, a driver portion formed on the glass substrate in a protruding state, a stepped portion formed along a surface of the driver portion and a surface of the glass substrate, an insulating reentrant-angle compensating film formed on a surface of the stepped portion, for compensating for at least a part of a reentrant-angle shape of the stepped portion, and a wiring layer formed along a surface of the reentrant-angle compensating film and connected to the driver portion.Type: GrantFiled: March 9, 2006Date of Patent: November 23, 2010Assignee: Sharp Kabushiki KaishaInventors: Kazuhide Tomiyasu, Yutaka Takafuji, Masao Moriguchi
-
Publication number: 20100283103Abstract: A method for manufacturing a semiconductor device includes: a first step of forming a base layer, which includes an element portion having a gate electrode and a flat interlayer insulating film formed so as to cover the gate electrode; a second step of ion implanting a delamination material into the base layer to form a delamination layer; a third step of bonding the base layer to a substrate; and a fourth step of separating and removing a part of the base layer along the delamination layer. An implantation depth of the delamination material in the gate electrode is substantially the same as that of the delamination material in the interlayer insulating film.Type: ApplicationFiled: November 14, 2008Publication date: November 11, 2010Inventors: Michiko Takei, Yasumori Fukushima, Kazuhide Tomiyasu, Masao Moriguchi, Yutaka Takafuji
-
Patent number: 7829400Abstract: In fabricating a semiconductor device, an element forming surface formation step of forming a plurality of element forming surfaces of different heights on a semiconductor layer to have different levels, a semiconductor element formation step of forming a plurality of semiconductor elements and, one in each of a corresponding number of regions of the semiconductor layer, each region including an associated one of the plurality of element forming surfaces, a level-difference compensation insulating film formation step of forming a level-difference compensation insulating film on the semiconductor layer to cover the semiconductor elements and have a surface with different levels along the element forming surfaces, a release layer formation step of forming a release layer in the semiconductor layer by ion-implanting a peeling material through the level-difference compensation insulating film into the semiconductor layer, and a separation step of separating part of the semiconductor layer along the release layerType: GrantFiled: November 15, 2005Date of Patent: November 9, 2010Assignee: Sharp Kabushiki KaishaInventors: Yasumori Fukushima, Yutaka Takafuji, Masao Moriguchi
-
Publication number: 20100237355Abstract: A thin film transistor with a large on-current and a reduced off-current is provided with high fabrication efficiency. A thin film transistor of the present invention includes a gate electrode; and a microcrystalline silicon layer containing a microcrystalline silicon, the microcrystalline silicon layer having an upper surface and a lower surface which are parallel to a substrate surface and an end surface which extends between the upper surface and the lower surface; first and second contact layers containing impurities which are provided so as to be in contact with the microcrystalline silicon layer; a source electrode which is in contact with the first contact layer; and a drain electrode which is in contact with the second contact layer, wherein at least one of the first and second contact layers is in contact with the microcrystalline silicon layer only at the end surface without being in contact with any of the upper surface and the lower surface.Type: ApplicationFiled: November 10, 2008Publication date: September 23, 2010Inventors: Masao Moriguchi, Yuichi Saito, Hidayat Kisdarjono
-
Publication number: 20100059892Abstract: The present invention provides a production method of a semiconductor device, a production method of a display device, a semiconductor device, a production method of a semiconductor element, and a semiconductor element, each capable of providing a lower-resistance semiconductor element which is more finely prepared through more simple steps. The production method of the semiconductor device of the present invention is a production method of a semiconductor device including a semiconductor element on a substrate, wherein the production method includes a metal silicide-forming step of: transferring the semiconductor element onto the substrate, the semiconductor element having a multilayer structure of a silicon layer and a metal layer, and by heating, forming metal silicide from silicon for a metal layer-side part of the silicon layer and metal for a silicon layer-side part of the metal layer.Type: ApplicationFiled: December 14, 2007Publication date: March 11, 2010Inventors: Michiko Takei, Kazuhide Tomiyasu, Yasumori Fukushima, Yutaka Takafuji, Masao Moriguchi, Steven Roy Droes
-
Patent number: 7659582Abstract: A system and method for hydrogen (H) exfoliation are provided for attaching silicon-on-insulator (SOI) fabricated circuits to carrier substrates. The method comprises: providing a SOI substrate, including a silicon (Si) active layer and buried oxide (BOX) layer overlying a Si substrate; forming a circuit in the Si active layer; forming a blocking mask over selected circuit areas; implanting H in the Si substrate; annealing; removing the blocking mask; in response to the H implanting, forming a cleaving plane in the Si substrate; bonding the circuit the top oxide layer to the carrier substrate; and, cleaving the Si substrate. More specifically, the cleaving plane is formed along a horizontal peak concentration (Rp) H layer in the Si substrate and along the buried oxide layer interface.Type: GrantFiled: January 26, 2007Date of Patent: February 9, 2010Assignee: Sharp Laboratories of America, Inc.Inventors: Steve Droes, Masao Moriguchi, Yutaka Takafuji
-
Publication number: 20090309100Abstract: A semiconductor device includes a semiconductor layer having a channel region, an impurity layer having a source region and a drain region, and a gate electrode provided so as to face the semiconductor layer with a gate insulating film interposed therebetween. The semiconductor layer has a layered structure of at least a first amorphous film and a crystalline film including a crystal phase, and the first amorphous film is formed directly on the gate insulating film.Type: ApplicationFiled: August 3, 2007Publication date: December 17, 2009Inventors: Masao Moriguchi, Yuichi Saito
-
Publication number: 20090191671Abstract: The present invention provides a semiconductor substrate, which comprises a singlecrystalline Si substrate which includes an active layer having a channel region, a source region, and a drain region, the singlecrystalline Si substrate including at least a part of a device structure not containing a well-structure or a channel stop region; a gate insulating film formed on the singlecrystalline Si substrate; a gate electrode formed on the gate insulating film; a LOCOS oxide film whose thickness is more than a thickness of the gate insulating film, the LOCOS oxide film being formed on the singlecrystalline Si substrate by surrounding the active layer; and an insulating film formed over the gate electrode and the LOCOS oxide film.Type: ApplicationFiled: April 1, 2009Publication date: July 30, 2009Applicant: SHARP KABUSHIKI KAISHAInventors: Yutaka Takafuji, Asumori Fukushima, Masao Moriguchi
-
Patent number: 7528446Abstract: The present invention provides a semiconductor substrate, which comprises a singlecrystalline Si substrate which includes an active layer having a channel region, a source region, and a drain region, the singlecrystalline Si substrate including at least a part of a device structure not containing a well-structure or a channel stop region; a gate insulating film formed on the singlecrystalline Si substrate; a gate electrode formed on the gate insulating film; a LOCOS oxide film whose thickness is more than a thickness of the gate insulating film, the LOCOS oxide film being formed on the singlecrystalline Si substrate by surrounding the active layer; and an insulating film formed over the gate electrode and the LOCOS oxide film.Type: GrantFiled: March 23, 2005Date of Patent: May 5, 2009Assignee: Sharp Kabushiki KaishaInventors: Yutaka Takafuji, Yasumori Fukushima, Masao Moriguchi