Patents by Inventor Masataka Mizukoshi
Masataka Mizukoshi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090186425Abstract: A semiconductor substrate (1) is secured by suction to a rear face (1b) of a supporting face (11a) of a substrate supporting table (11). In this event, the thickness of the semiconductor substrate (1) is made fixed by planarization on the rear face (1b), and the rear face (1b) is forcibly brought into a state free from undulation by the suction to the supporting face (11a), so that the rear face (1b) becomes a reference face for planarization of a front face (1a). In this state, a tool (10) is used to cut surface layers of Au projections (2) and a resist mask (12) on the front face (1a), thereby planarizing the Au projections (2) and the resist mask (12) so that their surfaces become continuously flat. This can planarize the surfaces of fine bumps formed on the substrate at a low cost and a high speed in place of CMP.Type: ApplicationFiled: March 30, 2009Publication date: July 23, 2009Applicant: FUJITSU LIMITEDInventors: Masataka MIZUKOSHI, Yoshikatsu ISHIZUKI, Kanae NAKAGAWA, Keishiro OKAMOTO, Kazuo TESHIROGI, Taiji SAKAI
-
Publication number: 20090181497Abstract: The present invention realizes a semiconductor device of high reliability which allows metal terminals which have a uniform height, are flat and smooth to be formed under low load and at low costs and to be mounted with low damage. The electrodes 5 and the insulating film 6 are both formed of materials having the property that they are solid and do not exhibit the adhesiveness at room temperature and exhibit the adhesiveness at a temperature not lower than a first temperature and cure at a temperature not lower than a second temperature higher than the first temperature. The surfaces of the electrodes 5 and the insulating film 6 of a semiconductor chip 1a are planarized in continuously flat with a hard cutting tool, as of diamond or others.Type: ApplicationFiled: March 12, 2009Publication date: July 16, 2009Applicant: FUJITSU LIMITEDInventors: Masataka Mizukoshi, Nobuhiro Imaizumi, Yoshikatsu Ishizuki
-
Publication number: 20090176331Abstract: The present invention realizes a semiconductor device of high reliability which allows metal terminals which have a uniform height, are flat and smooth to be formed under low load and at low costs and to be mounted with low damage. The electrodes 5 and the insulating film 6 are both formed of materials having the property that they are solid and do not exhibit the adhesiveness at room temperature and exhibit the adhesiveness at a temperature not lower than a first temperature and cure at a temperature not lower than a second temperature higher than the first temperature. The surfaces of the electrodes 5 and the insulating film 6 of a semiconductor chip 1a are planarized in continuously flat with a hard cutting tool, as of diamond or others.Type: ApplicationFiled: March 12, 2009Publication date: July 9, 2009Applicant: FUJITSU LIMITEDInventors: Masataka MIZUKOSHI, Nobuhiro Imaizumi, Yoshikatsu Ishizuki
-
Patent number: 7514295Abstract: The present invention realizes a semiconductor device of high reliability which allows metal terminals which have a uniform height, are flat and smooth to be formed under low load and at low costs and to be mounted with low damage. The electrodes 5 and the insulating film 6 are both formed of materials having the property that they are solid and do not exhibit the adhesiveness at room temperature and exhibit the adhesiveness at a temperature not lower than a first temperature and cure at a temperature not lower than a second temperature higher than the first temperature. The surfaces of the electrodes 5 and the insulating film 6 of a semiconductor chip 1a are planarized in continuously flat with a hard cutting tool, as of diamond or others.Type: GrantFiled: August 4, 2005Date of Patent: April 7, 2009Assignee: Fujitsu LimitedInventors: Masataka Mizukoshi, Nobuhiro Imaizumi, Yoshikatsu Ishizuki
-
Publication number: 20090057827Abstract: As for electrode pads for a semiconductor integrated circuit element, some of electrode pads for signal transmission are coupled to Ti films. Others of the electrode pads for signal transmission are coupled to electrode pads through wiring routed in multilayer wiring. Electrode pads for power supply are coupled to electrode pads to which power lines at potentials different from each other are coupled through wiring. The electrode pads are also coupled to Al foils (anodes). Electrode pads for grounding are coupled to electrode pads to which ground lines are coupled through wiring. The electrode pads are also coupled to conductive polymer films (cathodes).Type: ApplicationFiled: May 30, 2008Publication date: March 5, 2009Applicant: FUJITSU LIMITEDInventors: Takeshi SHIOGA, Masataka MIZUKOSHI, Kazuaki KURIHARA
-
Patent number: 7485962Abstract: A substrate support (201) having a flat supporting surface (201a) is prepared, and a semiconductor substrate (1) is fixed to the substrate supporting surface (201) by attaching a wiring forming surface (1a) to the supporting surface (201a) by suction, for example, by vacuum suction. On this occasion, the wiring forming surface (1a) is forcibly flattened by being attached to the supporting surface (201a) by suction, and therefore the wiring forming surface (1a) becomes a reference plane for planarization of a back surface (1b). In this state, planarization processing is performed by mechanically grinding the back surface (1b) to grind away projecting portions (12) of the back surface (1b). Hence, variations in the thickness of the substrate (especially, semiconductor substrate) are made uniform, and high-speed planarization is realized easily and inexpensively without disadvantages such as dishing and without any limitation on a wiring design.Type: GrantFiled: April 1, 2005Date of Patent: February 3, 2009Assignee: Fujitsu LimitedInventors: Kanae Nakagawa, Masataka Mizukoshi, Kazuo Teshirogi
-
Publication number: 20090008798Abstract: A semiconductor device is provided that forms a three-dimensional semiconductor device having semiconductor devices stacked on one another. In this semiconductor device, a hole is formed in a silicon semiconductor substrate that has an integrated circuit unit and an electrode pad formed on a principal surface on the outer side. The hole is formed by etching, with the electrode pad serving as an etching stopper layer. An embedded electrode is formed in the hole. This embedded electrode serves to electrically lead the electrode pad to the principal surface on the bottom side of the silicon semiconductor substrate.Type: ApplicationFiled: September 15, 2008Publication date: January 8, 2009Applicant: FUJITSU LIMITEDInventors: Eiji Yoshida, Takao Ohno, Yoshito Akutagawa, Koji Sawahata, Masataka Mizukoshi, Takao Nishimura, Akira Takashima, Mitsuhisa Watanabe
-
Patent number: 7432114Abstract: To provide a low-cost, efficient semiconductor device manufacturing method for connecting electrodes of a pair of bases (e.g., a pair of a semiconductor chip and a circuit board, or a pair of semiconductor chips) together in a short time. The method of the present invention includes: forming magnetic bumps 34 on at least one of first and second bases 10A and 40 to be bonded together at their corresponding electrodes (e.g., electrodes 15 and electrodes 41); aligning the electrodes 15 of the first base 10A to positions corresponding to the electrodes 41 of the second base 40 for connection, by means of magnetic forces of the magnetic bumps 34 formed over the first base 10A; and connecting the electrodes 15 of the first base 10A to the electrodes 41 of the second base 40, wherein the alignment is made for a plurality of the first bases 10A at a time.Type: GrantFiled: September 6, 2006Date of Patent: October 7, 2008Assignee: Fujitsu LimitedInventors: Kazuo Teshirogi, Yuzo Shimobeppu, Kazuhiro Yoshimoto, Yoshiaki Shinjo, Masataka Mizukoshi
-
Patent number: 7402461Abstract: The present invention is aimed at providing a method of connecting base materials capable of forming metal terminals having a uniform height and smooth surface with a low cost, and of realizing a low-damage mounting, in which a work is planarized while keeping the temperature of the insulating film, possibly elevated due to frictional heat generated during cutting using a cutting tool, lower than 80° C., and keeping the temperature range lower than 80° C. throughout the entire period of the cutting, the electrodes and electrodes are opposed and brought into contact at a temperature of 80° C. or above but lower than the curing temperature of the insulating film, the insulating film is liquefied and a space between the electrodes and electrodes is filled with an insulating resin composing the insulating film, and the insulating resin is cured at the curing temperature or above.Type: GrantFiled: December 23, 2004Date of Patent: July 22, 2008Assignee: Fujitsu LimitedInventors: Masataka Mizukoshi, Nobuhiro Imaizumi, Taiji Sakai
-
Publication number: 20080169563Abstract: A semiconductor package is disclosed that includes a semiconductor device; a circuit board; and a connection mechanism including a first conductive terminal provided on the semiconductor device, and a second conductive terminal provided on the circuit board side, the connection mechanism electrically connecting the semiconductor device and the circuit board via the first conductive terminal and the second conductive terminal. At least one of the first conductive terminal and the second conductive terminal of the connection mechanism includes one or more carbon nanotubes each having one end thereof fixed to the surface of the at least one of the first conductive terminal and the second conductive terminal, and extending in a direction away from the surface. The first conductive terminal and the second conductive terminal engage each other through the carbon nanotubes.Type: ApplicationFiled: September 14, 2007Publication date: July 17, 2008Applicant: FUJITSU LIMITEDInventors: Yuji Awano, Masataka Mizukoshi
-
Publication number: 20080134499Abstract: The interposer comprises a base 8 formed of a plurality of resin layers 68, 20, 32, 48; thin-film capacitors 18a, 18b buried between a first resin layer 68 of said plurality of resin layers and a second resin layer 20 of said plurality of resin layers, which include first capacitor electrodes 12a, 12b, second capacitor electrodes 16 opposed to the first capacitor electrode 12a, 12b and the second capacitor electrode 16, and a capacitor dielectric film 14 of a relative dielectric constant of 200 or above formed between the first capacitor electrode 12a, 12b and the second capacitor electrode 16; a first through-electrode 77a formed through the base 8 and electrically connected to the first capacitor electrode 12a, 12b; and a second through-electrode 77b formed through the base 8 and electrically connected to the second capacitor electrode 16.Type: ApplicationFiled: February 5, 2008Publication date: June 12, 2008Applicant: FUJITSU LIMITEDInventors: Takeshi Shioga, Yoshikatsu Ishizuki, Kanae Nakagawa, Taiji Sakai, Masataka Mizukoshi, John David Baniecki, Kazuaki Kurihara
-
Patent number: 7355290Abstract: The interposer comprises a base 8 formed of a plurality of resin layers 68, 20, 32, 48; thin-film capacitors 18a, 18b buried between a first resin layer 68 of said plurality of resin layers and a second resin layer 20 of said plurality of resin layers, which include first capacitor electrodes 12a, 12b, second capacitor electrodes 16 opposed to the first capacitor electrode 12a, 12b and the second capacitor electrode 16, and a capacitor dielectric film 14 of a relative dielectric constant of 200 or above formed between the first capacitor electrode 12a, 12b and the second capacitor electrode 16; a first through-electrode 77a formed through the base 8 and electrically connected to the first capacitor electrode 12a, 12b; and a second through-electrode 77b formed through the base 8 and electrically connected to the second capacitor electrode 16.Type: GrantFiled: January 25, 2006Date of Patent: April 8, 2008Assignee: Fujitsu LimitedInventors: Takeshi Shioga, Yoshikatsu Ishizuki, Kanae Nakagawa, Taiji Sakai, Masataka Mizukoshi, John David Baniecki, Kazuaki Kurihara
-
Publication number: 20080073110Abstract: The interposer includes a glass substrate 46 with first through-electrodes 47 buried in; a plurality of resin layers 68, 20, 32 supported by the glass substrate; thin film capacitors 18a, 18b buried between a first resin layer 68 of the plural resin layers and a second resin layer 20 of the plural resin layers and including the first capacitor electrodes 12a, 12b, the second capacitor electrodes 16 opposed to the first capacitor electrodes 12a, 12b, and a dielectric thin film 14 of a relative dielectric constant of 200 or above formed between the first capacitor electrode 12a, 12b and the second capacitor electrode 16, and the second through-electrodes 77a, 77b penetrating the plural resin layers 68, 20, 32, electrically connected to the first through-electrode 47 and electrically connected to the first capacitor electrode 12a, 12b or the second capacitor electrode 16.Type: ApplicationFiled: September 20, 2007Publication date: March 27, 2008Applicant: FUJITSU LIMITEDInventors: Takeshi Shioga, Kazuaki Kurihara, Kanae Nakagawa, Taiji Sakai, Masataka Mizukoshi
-
Publication number: 20070287282Abstract: A substrate support (201) having a flat supporting surface (201a) is prepared, and a semiconductor substrate (1) is fixed to the substrate supporting surface (201) by attaching a wiring forming surface (1a) to the supporting surface (201a) by suction, for example, by vacuum suction. On this occasion, the wiring forming surface (1a) is forcibly flattened by being attached to the supporting surface (201a) by suction, and therefore the wiring forming surface (1a) becomes a reference plane for planarization of a back surface (1b). In this state, planarization processing is performed by mechanically grinding the back surface (1b) to grind away projecting portions (12) of the back surface (1b). Hence, variations in the thickness of the substrate (especially, semiconductor substrate) are made uniform, and high-speed planarization is realized easily and inexpensively without disadvantages such as dishing and without any limitation on a wiring design.Type: ApplicationFiled: March 23, 2007Publication date: December 13, 2007Applicant: FUJITSU LIMITEDInventors: Kanae Nakagawa, Masataka Mizukoshi, Kazuo Teshirogi
-
Publication number: 20070267735Abstract: A plurality of conductive pads (2) are formed on a mounting surface of a mounting board. Conductive pads (11) are formed on a principal surface of a semiconductor chip (10) at positions corresponding to the conductive pads of the mounting board, when the principal surface faces toward the mounting board. A plurality of conductive nanotubes (12) extend from the conductive pads of one of the mounting board and the semiconductor chip. A press mechanism (3) presses the semiconductor chip against the mounting board and restricts a position of the semiconductor chip on the mounting surface to mount the semiconductor chip on the mounting board, in a state that tips of the conductive nanotubes are in contact with the corresponding conductive pads not formed with the conductive nanotubes.Type: ApplicationFiled: February 15, 2007Publication date: November 22, 2007Applicant: FUJITSU LIMITEDInventors: Yuji Awano, Masataka Mizukoshi, Taisuke Iwai, Tomoji Nakamura
-
Publication number: 20070231961Abstract: To provide a low-cost, efficient semiconductor device manufacturing method for connecting electrodes of a pair of bases (e.g., a pair of a semiconductor chip and a circuit board, or a pair of semiconductor chips) together in a short time. The method of the present invention includes: forming magnetic bumps 34 on at least one of first and second bases 10A and 40 to be bonded together at their corresponding electrodes (e.g., electrodes 15 and electrodes 41); aligning the electrodes 15 of the first base 10A to positions corresponding to the electrodes 41 of the second base 40 for connection, by means of magnetic forces of the magnetic bumps 34 formed over the first base 10A; and connecting the electrodes 15 of the first base 10A to the electrodes 41 of the second base 40, wherein the alignment is made for a plurality of the first bases 10A at a time.Type: ApplicationFiled: September 6, 2006Publication date: October 4, 2007Applicant: FUJITSU LIMITEDInventors: Kazuo Teshirogi, Yuzo Shimobeppu, Kazuhiro Yoshimoto, Yoshiaki Shinjo, Masataka Mizukoshi
-
Publication number: 20070184646Abstract: A substrate support (201) having a flat supporting surface (201a) is prepared, and a semiconductor substrate (1) is fixed to the substrate supporting surface (201) by attaching a wiring forming surface (1a) to the supporting surface (201a) by suction, for example, by vacuum suction. On this occasion, the wiring forming surface (1a) is forcibly flattened by being attached to the supporting surface (201a) by suction, and therefore the wiring forming surface (1a) becomes a reference plane for planarization of a back surface (1b). In this state, planarization processing is performed by mechanically grinding the back surface (1b) to grind away projecting portions (12) of the back surface (1b). Hence, variations in the thickness of the substrate (especially, semiconductor substrate) are made uniform, and high-speed planarization is realized easily and inexpensively without disadvantages such as dishing and without any limitation on a wiring design.Type: ApplicationFiled: March 23, 2007Publication date: August 9, 2007Applicant: FUJITSU LIMITEDInventors: Kanae Nakagawa, Masataka Mizukoshi, Kazuo Teshirogi
-
Publication number: 20070176175Abstract: A thin-film capacitor element having two conductive films and a dielectric film sandwiched therebetween is provided above a substrate. An inorganic protective film covering the thin-film capacitor element and having a second opening exposing at least a part of the conductive films is provided. An organic protective film covering the thin-film capacitor element from above the inorganic protective film and having a first opening therein, which is larger than the second opening and exposes the second opening, is provided. Besides, a bump connected with the conductive films via the first opening and the second opening is provided.Type: ApplicationFiled: January 29, 2007Publication date: August 2, 2007Applicant: FUJITSU LIMITEDInventors: Takeshi Shioga, Masatoshi Ishii, Kazuaki Kurihara, Teru Nakanishi, Masataka Mizukoshi
-
Publication number: 20070090546Abstract: The interposer comprises a base 8 formed of a plurality of resin layers 68, 20, 32, 48; thin-film capacitors 18a, 18b buried between a first resin layer 68 of said plurality of resin layers and a second resin layer 20 of said plurality of resin layers, which include first capacitor electrodes 12a, 12b, second capacitor electrodes 16 opposed to the first capacitor electrode 12a, 12b and the second capacitor electrode 16, and a capacitor dielectric film 14 of a relative dielectric constant of 200 or above formed between the first capacitor electrode 12a, 12b and the second capacitor electrode 16; a first through-electrode 77a formed through the base 8 and electrically connected to the first capacitor electrode 12a, 12b; and a second through-electrode 77b formed through the base 8 and electrically connected to the second capacitor electrode 16.Type: ApplicationFiled: January 25, 2006Publication date: April 26, 2007Applicant: FUJITSU LIMITEDInventors: Takeshi Shioga, Yoshikatsu Ishizuki, Kanae Nakagawa, Taiji Sakai, Masataka Mizukoshi, John Baniecki, Kazuaki Kurihara
-
Publication number: 20060220220Abstract: The electronic device comprises a first substrate 10; a first electrode 22 formed on one primary surface of the first substrate 10; a first resin layer 32 of a thermosetting resin formed on said one primary surface of the first substrate 10, burying the first electrode 22; a second substrate 12 opposed to said one primary surface of the first substrate 10; a second electrode 24 formed on one primary surface of the second substrate 12 opposed to the first substrate 10, corresponding to the first electrode 22 and jointed to the first electrode 22; and a second thermosetting resin layer 42 formed of a thermosetting resin formed on one primary surface of the second substrate 12, burying the second electrode 24, and adhered to the first resin layer 32. The fist electrodes 22 and the second electrodes 24 can be caused to joint to each other by the shrinkage of the first resin layer 32 and the second resin layer 42.Type: ApplicationFiled: July 15, 2005Publication date: October 5, 2006Applicant: FUJITSU LIMITEDInventors: Kanae Nakagawa, Masataka Mizukoshi