Patents by Inventor Masayoshi Tagami
Masayoshi Tagami has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160013129Abstract: A semiconductor memory device includes a substrate, a plurality of bit lines extending in a first direction parallel to a main surface of the substrate, a plurality of selection gates extending in a second direction perpendicular to the first direction, and a contact region between the selection gates on the substrate and includes a plurality of contacts respectively formed under the bit lines. The contact region is formed so that N (N?3) contacts are disposed under the N adjacent bit lines on a straight line that is not parallel to the first and second directions. A first dummy contact is located under a first bit line of the N adjacent bit lines, and a second dummy contact located under the N-th bit line among the N adjacent bit lines.Type: ApplicationFiled: March 2, 2015Publication date: January 14, 2016Inventors: YUKI SOH, Masayoshi Tagami, Yoshiaki Himeno
-
Publication number: 20150279847Abstract: A semiconductor memory device includes a semiconductor substrate that includes an active region and an element isolation region which are alternately arranged in a first direction and extend in a second direction orthogonal to the first direction, a first contact portion that is electrically connected to the semiconductor substrate, and has a width in the first direction which continuously narrows in a third direction perpendicular to the semiconductor substrate, and a width in the second direction which continuously widens in the third direction, and a metal wiring line extending in the second direction, that is provided on an upper portion of the first contact portion, and has a width in the first direction at a surface thereof in contact with the first contact portion which is as large as a width of the upper portion of the first contact portion and which continuously narrows in the third direction.Type: ApplicationFiled: September 2, 2014Publication date: October 1, 2015Inventor: Masayoshi TAGAMI
-
Publication number: 20150228531Abstract: A method for manufacturing an integrated circuit device according to the embodiment includes forming a silicon film on a first insulating film, making a plurality of trenches to pierce the silicon film by etching the silicon film, forming a plurality of interconnects by filling a metal material into the trenches, removing the silicon film, and forming a second insulating film on the plurality of interconnects without filling a gap between the interconnects.Type: ApplicationFiled: July 1, 2014Publication date: August 13, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Masayoshi TAGAMI
-
Publication number: 20140187047Abstract: A method for forming a semiconductor device that includes a SiARC layer formed over a photoresist film which is formed over spacer portions which are formed on a spacer assist layer which is formed over a hard mask layer. The SiARC layer has an etch rate substantially similar to the etch rate of the spacer assist layer. The photoresist layer and the SiARC layer are removed from a first region to expose the spacer portions and the spacer assist layer. The SiARC layer in the second region and the exposed spacer assist layer in the first region are simultaneously etched leaving remaining spacer portions and remaining spacer assist layer portions. A part of the hard mask layer is etched to form hard mask portions in the first region using the remaining spacer portions and the remaining spacer assist layer portions as an etching mask.Type: ApplicationFiled: December 26, 2013Publication date: July 3, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masayoshi TAGAMI, Naoya INOUE
-
Patent number: 8513114Abstract: An improved method of forming a semiconductor device including an interconnect layer formed using multilayer hard mask comprising metal mask and dielectric mask is provided. To form the second opening pattern being aligned to the first pattern, after the multilayer hard mask is used at the first step, then the dielectric mask is used to form a damascene structure in an insulator layer at the second step followed by removing the metal mask.Type: GrantFiled: March 20, 2012Date of Patent: August 20, 2013Assignee: Renesas Electronics CorporationInventor: Masayoshi Tagami
-
Patent number: 8377823Abstract: A method of forming a semiconductor device includes forming a trench on a porous insulating film, placing a chemical material including a structure comprising —Si—O— including vinyl group on a surface of the porous insulating film or in the porous insulating film, and performing polymerization of the chemical material to provide a dielectric film having a density higher than that of porous insulating film on the surface of the trench. The structure may be a structure defined by a formula 1.Type: GrantFiled: February 9, 2011Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventors: Masayoshi Tagami, Fuminori Ito
-
Publication number: 20120276735Abstract: An improved method of forming a semiconductor device including an interconnect layer formed using multilayer hard mask comprising metal mask and dielectric mask is provided. To form the second opening pattern being aligned to the first pattern, after the multilayer hard mask is used at the first step, then the dielectric mask is used to form a damascene structure in an insulator layer at the second step followed by removing the metal mask.Type: ApplicationFiled: March 20, 2012Publication date: November 1, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Masayoshi TAGAMI
-
Patent number: 8198730Abstract: A semiconductor device has a multilayer interconnection including a copper interconnection film formed in a predetermined area within an insulating film, a liner film, and a high-melting-point metal film. The copper interconnection film is polycrystalline, and crystal grains occupying 40% or more of an area of a unit interconnection surface among crystal grains forming the polycrystal are oriented to (111) in a substrate thickness direction. The copper interconnection film has crystal conformity with the noble metal liner film. In a case where the high-melting-point metal film is formed of Ti and the noble metal liner film is a Ru film, the high-melting-point metal of Ti dissolves into Ru in a solid state to form the noble metal liner. Thus, a copper interconnection is formed with both of Cu diffusion barrier characteristics and Cu crystal conformity.Type: GrantFiled: January 8, 2008Date of Patent: June 12, 2012Assignee: NEC CorporationInventors: Masayoshi Tagami, Yoshihiro Hayashi, Munehiro Tada, Takahiro Onodera, Naoya Furutake, Makoto Ueki, Mari Amano
-
Publication number: 20110198754Abstract: A method of forming a semiconductor device includes forming a trench on a porous insulating film, placing a chemical material including a structure comprising —Si—O— including vinyl group on a surface of the porous insulating film or in the porous insulating film, and performing polymerization of the chemical material to provide a dielectric film having a density higher than that of porous insulating film on the surface of the trench. The structure may be a structure defined by a formula 1.Type: ApplicationFiled: February 9, 2011Publication date: August 18, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masayoshi Tagami, Fuminori Ito
-
Patent number: 7999391Abstract: Provided is a wiring of the Damascene structure for preventing the TDDB withstand voltage degradation and for keeping the planarity to prevent the degradation of a focus margin. A trench wiring (213) is formed in an interlayer insulating film, which is composed of a silicon carbide-nitride film (205), a SiOCH film (206) and a silicon oxide film (207) [(e)]. The silicon oxide film (207) is etched at a portion adjacent to the wiring of a polished surface by dry etching or wet etching [(f)]. A silicon carbide-nitride film (SiCN) (214) is formed as a Cu cap film [(g)]. An interlayer insulating film is further formed thereon to form a conductive plug, a trench wiring and so on.Type: GrantFiled: February 6, 2007Date of Patent: August 16, 2011Assignee: NEC CorporationInventors: Hiroto Ootake, Masayoshi Tagami, Munehiro Tada, Yoshihiro Hayashi
-
Publication number: 20100219533Abstract: Provided is a wiring of the Damascene structure for preventing the TDDB withstand voltage degradation and for keeping the planarity to prevent the degradation of a focus margin. A trench wiring (213) is formed in an interlayer insulating film, which is composed of a silicon carbide-nitride film (205), a SiOCH film (206) and a silicon oxide film (207) [(e)]. The silicon oxide film (207) is etched at a portion adjacent to the wiring of a polished surface by dry etching or wet etching [(f)]. A silicon carbide-nitride film (SiCN) (214) is formed as a Cu cap film [(g)]. An interlayer insulating film is further formed thereon to form a conductive plug, a trench wiring and so on.Type: ApplicationFiled: February 6, 2007Publication date: September 2, 2010Applicant: NEC CorporationInventors: Hiroto Ootake, Masayoshi Tagami, Munehiro Tada, Yoshihiro Hayashi
-
Publication number: 20100096756Abstract: A semiconductor device has a multilayer interconnection including a copper interconnection film formed in a predetermined area within an insulating film, a liner film, and a high-melting-point metal film. The copper interconnection film is polycrystalline, and crystal grains occupying 40% or more of an area of a unit interconnection surface among crystal grains forming the polycrystal are oriented to (111) in a substrate thickness direction. The copper interconnection film has crystal conformity with the noble metal liner film. In a case where the high-melting-point metal film is formed of Ti and the noble metal liner film is a Ru film, the high-melting-point metal of Ti dissolves into Ru in a solid state to form the noble metal liner. Thus, a copper interconnection is formed with both of Cu diffusion barrier characteristics and Cu crystal conformity.Type: ApplicationFiled: January 8, 2008Publication date: April 22, 2010Inventors: Masayoshi Tagami, Yoshihiro Hayashi, Munehiro Tada, Takahiro Onodera, Naoya Furutake, Makoto Ueki, Mari Amano
-
Patent number: 7622808Abstract: A semiconductor device includes a first interconnection layer and a interlayer insulating layer. The first interconnection layer is formed on a upper side of a substrate, and includes a first interconnection. The interlayer insulating layer is formed on the first interconnection layer, and includes a via connected with the first interconnection at one end of the via and a second interconnection connected with the via at another end of the via. The interlayer insulating layer has a relative dielectric constant lower than that of a silicon oxide film. An upper portion of the interlayer insulating layer includes a silicon-oxide film, a silicon nitride film and a silicon oxide film in order from a lower portion.Type: GrantFiled: December 23, 2005Date of Patent: November 24, 2009Assignee: NEC CorporationInventors: Hiroto Ohtake, Masayoshi Tagami, Munehiro Tada, Yoshihiro Hayashi
-
Patent number: 7341937Abstract: Disclosed is a semiconductor device having a precision-worked dual damascene structure. A semiconductor substrate is obtained by forming at least a first interlayer film, an etching stopper film, a second interlayer film, a first hard mask and a second hard mask on a substrate in the order mentioned, the second hard mask being formed to have a trench pattern. At least a light absorbing sacrificial film, which has an etching rate different from that of a photoresist and is removable by use of a stripping solution, is formed on the semiconductor substrate in such a manner that the overall surface thereof will be flat. The photoresist is formed on the light absorbing sacrificial film and has an aperture pattern whose opening width is less than that of the trench pattern. At least the light absorbing sacrificial film, the first hard mask and the second interlayer film are etched selectively, one after the other, using the photoresist as an etching mask.Type: GrantFiled: July 6, 2005Date of Patent: March 11, 2008Assignee: NEC Electronics CorporationInventors: Koji Arita, Masayoshi Tagami, Hidenobu Miyamoto
-
Publication number: 20060131754Abstract: A semiconductor device includes a first interconnection layer and a interlayer insulating layer. The first interconnection layer is formed on a upper side of a substrate, and includes a first interconnection. The interlayer insulating layer is formed on the first interconnection layer, and includes a via connected with the first interconnection at one end of the via and a second interconnection connected with the via at another end of the via. The interlayer insulating layer has a relative dielectric constant lower than that of a silicon oxide film. An upper portion of the interlayer insulating layer includes a silicon-oxide film, a silicon nitride film and a silicon oxide film in order from a lower portion.Type: ApplicationFiled: December 23, 2005Publication date: June 22, 2006Applicant: NEC CorporationInventors: Hiroto Ohtake, Masayoshi Tagami, Munehiro Tada, Yoshihiro Hayashi
-
Publication number: 20050245075Abstract: Disclosed is a semiconductor device having a precision-worked dual damascene structure. A semiconductor substrate is obtained by forming at least a first interlayer film, an etching stopper film, a second interlayer film, a first hard mask and a second hard mask on a substrate in the order mentioned, the second hard mask being formed to have a trench pattern. At least a light absorbing sacrificial film, which has an etching rate different from that of a photoresist and is removable by use of a stripping solution, is formed on the semiconductor substrate in such a manner that the overall surface thereof will be flat. The photoresist is formed on the light absorbing sacrificial film and has an aperture pattern whose opening width is less than that of the trench pattern. At least the light absorbing sacrificial film, the first hard mask and the second interlayer film are etched selectively, one after the other, using the photoresist as an etching mask.Type: ApplicationFiled: July 6, 2005Publication date: November 3, 2005Inventors: Koji Arita, Masayoshi Tagami, Hidenobu Miyamoto
-
Patent number: 6927495Abstract: Disclosed is a semiconductor device having a precision-worked dual damascene structure. A semiconductor substrate is obtained by forming at least a first interlayer film, an etching stopper film, a second interlayer film, a first hard mask and a second hard mask on a substrate in the order mentioned, the second hard mask being formed to have a trench pattern. At least a light absorbing sacrificial film, which has an etching rate different from that of a photoresist and is removable by use of a stripping solution, is formed on the semiconductor substrate in such a manner that the overall surface thereof will be flat. The photoresist is formed on the light absorbing sacrificial film and has an aperture pattern whose opening width is less than that of the trench pattern. At least the light absorbing sacrificial film, the first hard mask and the second interlayer film are etched selectively, one after the other, using the photoresist as an etching mask.Type: GrantFiled: August 18, 2003Date of Patent: August 9, 2005Assignee: NEC Electronics CorporationInventors: Koji Arita, Masayoshi Tagami, Hidenobu Miyamoto
-
Publication number: 20040036076Abstract: Disclosed is a semiconductor device having a precision-worked dual damascene structure. A semiconductor substrate is obtained by forming at least a first interlayer film, an etching stopper film, a second interlayer film, a first hard mask and a second hard mask on a substrate in the order mentioned, the second hard mask being formed to have a trench pattern. At least a light absorbing sacrificial film, which has an etching rate different from that of a photoresist and is removable by use of a stripping solution, is formed on the semiconductor substrate in such a manner that the overall surface thereof will be flat. The photoresist is formed on the light absorbing sacrificial film and has an aperture pattern whose opening width is less than that of the trench pattern. At least the light absorbing sacrificial film, the first hard mask and the second interlayer film are etched selectively, one after the other, using the photoresist as an etching mask.Type: ApplicationFiled: August 18, 2003Publication date: February 26, 2004Applicant: NEC ELECTRONICS CORPORATIONInventors: Koji Arita, Masayoshi Tagami, Hidenobu Miyamoto
-
Patent number: 6538324Abstract: There is provided a barrier film preventing diffusion of copper from a copper wiring layer formed on a semiconductor substrate. The barrier film has a multi-layered structure of first and second films wherein the first film is composed of crystalline metal containing nitrogen therein, and the second film is composed of amorphous metal nitride. The barrier film is constituted of common metal atomic species. The barrier film prevents copper diffusion from a copper wiring layer into a semiconductor device, and has sufficient adhesion characteristic to both a copper film and an interlayer insulating film.Type: GrantFiled: June 19, 2000Date of Patent: March 25, 2003Assignee: NEC CorporationInventors: Masayoshi Tagami, Yoshihiro Hayashi