Patents by Inventor Michael Sorna
Michael Sorna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070164768Abstract: A packaged semiconductor chip is provided which includes a semiconductor chip and a package element. The semiconductor chip includes a plurality of semiconductor devices and a plurality of conductive features disposed at an exterior face of the semiconductor chip. The package element has a plurality of external features conductively connected to the plurality of conductive features of the semiconductor chip. The semiconductor chip includes a monitored element including a conductive interconnect that conductively interconnects a first node of the semiconductor chip to a second node of the semiconductor chip. A detection circuit in the semiconductor chip is operable to compare a variable voltage drop across the monitored element with a reference voltage drop across a reference element on the chip at a plurality of different times during a lifetime of the packaged semiconductor chip so as to detect when the resistance of the monitored element is over threshold.Type: ApplicationFiled: January 18, 2006Publication date: July 19, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Hayden Cranford, Oleg Gluschenkov, James Mason, Michael Sorna, Chih-Chao Yang
-
Publication number: 20060274681Abstract: An apparatus is provided which includes a common signal node operable to conduct a first signal, a first circuit coupled to the common signal node to utilize the first signal and a signal-handling element coupled to the common signal node. The signal-handling element includes an isolating circuit coupled to the first conductor, a second conductor operable to conduct an output of the isolating circuit, and a signal-handling circuit coupled to the second conductor. The signal-handling circuit is operable to perform a signal-handling function in response to the output of the isolating circuit. By virtue of the isolating circuit, the signal-handling circuit and the first circuit are isolated from the second conductor and the signal-handling circuit. Preferably, the achieved isolation permits a communication signal included in the first signal to be conducted within a communication apparatus with less capacitance, and producing less return loss of that signal.Type: ApplicationFiled: June 2, 2005Publication date: December 7, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Karl Selander, Michael Sorna, Daniel Storaska
-
Patent number: 7142623Abstract: An integrated circuit is operable to measure tolerance to jitter in a data stream signal. A Clock And Data Recovery Circuit (“CDR”) thereon recovers a phase of a clock for sampling a data stream signal containing a repeatable known sequence of data values and then samples the data stream signal with the recovered clock phase to obtain data stream sample data. An error rate determination circuit independently generates the repeatable known sequence of data values and compares them with the data stream sample data to determine an associated error rate. A control circuit coupled to the CDR delays the recovered clock phase by a predetermined amount a plurality of times and monitors the error rate after each time it delays the recovered clock phase. In this way, a maximum delayed clock phase is determined, representing a right timing signal margin for which the data stream signal can be sampled.Type: GrantFiled: May 31, 2002Date of Patent: November 28, 2006Assignee: International Business Machines CorporationInventor: Michael A. Sorna
-
Patent number: 7132821Abstract: Systems are provided for generating and distributing a plurality of reference currents on an integrated circuit. More particularly, an integrated circuit is provided which includes a reference current generating system. The reference current generating system includes a first reference current generator disposed at a first location of the integrated circuit which is operable to generate a plurality of first reference currents. A plurality of second reference current generators are disposed at a plurality of second locations of the integrated circuit. Each of the second reference current generators are operable to generate a second reference current from one of the plurality of first reference currents. In a particular example, the first location at which the first reference current generator is disposed is a central location and the second locations are disposed remote from the first location.Type: GrantFiled: April 11, 2005Date of Patent: November 7, 2006Assignee: International Business Machines CorporationInventors: Hibourahima Camara, Louis Lu-Chen Hsu, Karl D. Selander, Michael A. Sorna
-
Patent number: 7113749Abstract: An apparatus is provided for measuring an output of a high-speed data transmission circuit. The apparatus includes a programmable reference voltage generator operable to generate a reference voltage that is variable between a plurality of levels. The apparatus also includes a quantizer to quantize an output of the high-speed data transmission circuit relative to the reference voltage level input thereto. Also included is a clock generator operable to generate a clock having a transitioning time (rise-time, fall-time or both) that is less than one quarter of a minimum switching period of the output of the circuit. Finally, the apparatus includes a sampler operable to sample the quantized output with the clock to produce a plurality of samples which measure the output of the circuit.Type: GrantFiled: July 18, 2003Date of Patent: September 26, 2006Assignee: International Business Machines CorporationInventors: Thomas J. Smith, Michael A. Sorna, John F. Sweeney
-
Patent number: 7102392Abstract: An improved signal detector system implementable in a high-speed SerDes receiver core that is able to detect valid signals from noise signals with a much tighter tolerance. The signal detector system improves upon the prior art designs by implementing modifications including: (1) the use of two peaking amplifiers for both (differential) input signals and reference to track and cancel gain variation; and, (2) the reduction of current mirroring stages to cut down current mapping error.Type: GrantFiled: January 18, 2005Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Karl D. Selander, Michael A. Sorna
-
Publication number: 20060159200Abstract: A data receiver is provided which includes a front end interface circuit having an alternating current (AC) transmission receiving mode and a direct current (DC) transmission receiving mode. The front end interface circuit includes an offset compensation circuit operable to compensate a DC voltage offset between a pair of differential signals input to the data receiver. The front end interface circuit further includes an AC/DC selection unit operable to switch between (a) the DC transmission receiving mode, and (b) the AC transmission receiving mode, such that the data receiver is operable in (i) the DC transmission mode in which the offset compensation circuit is disabled, (ii) the DC transmission mode in which the offset compensation circuit is enabled, (iii) the AC transmission mode in which the offset compensation circuit is disabled, and (iv) the AC transmission receiving mode in which the offset compensation circuit is enabled.Type: ApplicationFiled: January 18, 2005Publication date: July 20, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Matt Cordrey-Gale, James Mason, Phillip Murfet, Karl Selander, Michael Sorna, Huihao Xu
-
Publication number: 20060158229Abstract: An improved signal detector system implementable in a high-speed SerDes receiver core that is able to detect valid signals from noise signals with a much tighter tolerance. The signal detector system improves upon the prior art designs by implementing modifications including: (1) the use of two peaking amplifiers for both (differential) input signals and reference to track and cancel gain variation; and, (2) the reduction of current mirroring stages to cut down current mapping error.Type: ApplicationFiled: January 18, 2005Publication date: July 20, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Karl Selander, Michael Sorna
-
Patent number: 7053712Abstract: A method for controlling the common-mode output voltage in a fully differential amplifier includes comparing a sensed common-mode output voltage of the fully differential amplifier to a reference voltage, and generating an error signal representing the difference between the sensed common-mode output voltage and the reference voltage. The error signal is utilized to control the body voltage of one or more FET devices included within the fully differential amplifier until the sensed common-mode output voltage is in agreement with said reference voltage.Type: GrantFiled: July 30, 2004Date of Patent: May 30, 2006Assignee: International Business Machines CorporationInventors: Anthony R. Bonaccio, Hayden C. Cranford, Jr., Michael A. Sorna, Sebastian T. Ventrone
-
Publication number: 20060109940Abstract: A phase adjustment apparatus and method adjusts phase or timing bias of a sample clock in a data receiver system by determining a time adjustment value as a function of equalizer feedback. The time adjustment value is then applied to a device capable of adjusting a timing bias of a sample clock.Type: ApplicationFiled: November 22, 2004Publication date: May 25, 2006Inventors: Troy Beukema, Benjamin Parker, Karl Selander, Michael Sorna
-
Publication number: 20060067440Abstract: A data receiver is provided which is operable to receive a signal controllably pre-distorted and transmitted by a transmitter, to generate information for adjusting the pre-distortion applied to the signal transmitted by the transmitter, and to transmit the information to the transmitter. The receiver is further operable to perform adaptive equalization to receive the signal transmitted by the transmitter.Type: ApplicationFiled: September 30, 2004Publication date: March 30, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Brian Ji, James Mason, Karl Selander, Michael Sorna, Steven Zier
-
Publication number: 20060045224Abstract: Methods and arrangements to determine phase adjustments for a sampling clock of a clock and data recovery (CDR) loop based upon subsets of data samples, or values, derived from an incoming data signal are disclosed. In particular, embodiments extend the CDR loop by slowing the clock rate with respect to the sampling clock. For instance, the slower clock rate may be implemented by dividing the frequency of the sampling clock by a number such as 128, slowing a sampling clock frequency designed to handle multiple gigabits per second (Gbps) to a frequency of less than one kilohertz (Khz). In addition to the reduced power consumption realized by operating at a lower frequency, the slower clock rate allows components of the CDR loop circuitry to operate a lower operating voltage reducing power consumption by the CDR loop even more.Type: ApplicationFiled: August 11, 2004Publication date: March 2, 2006Applicant: International Business Machines CorporationInventors: Hayden Cranford, Gareth Nicholls, Vernon Norman, Martin Schmatz, Karl Selander, Michael Sorna
-
Publication number: 20060022753Abstract: A method for controlling the common-mode output voltage in a fully differential amplifier includes comparing a sensed common-mode output voltage of the fully differential amplifier to a reference voltage, and generating an error signal representing the difference between the sensed common-mode output voltage and the reference voltage. The error signal is utilized to control the body voltage of one or more FET devices included within the fully differential amplifier until the sensed common-mode output voltage is in agreement with said reference voltage.Type: ApplicationFiled: July 30, 2004Publication date: February 2, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anthony Bonaccio, Hayden Cranford, Jr., Michael Sorna, Sebastian Ventrone
-
Patent number: 6980824Abstract: A method and system are disclosed herein for determining optimum power level settings for a transmitter and receiver pair of a communication system having a plurality of transmitter and receiver pairs, as determined with respect to bit error rate. In the method disclosed herein, the power levels of a transmitter and a receiver pair coupled to communicate over a duplex communication link are set to initial values. The bit error rate is then determined over the link. Then, the power level of the transmitter, the receiver, or both, is altered, incrementally, and the effect upon the bit error rate is determined. When an improvement appears in the bit error rate at an altered power level, the power level of the transmitter, the receiver or both, are set to the altered power level at which the improvement is found.Type: GrantFiled: April 17, 2003Date of Patent: December 27, 2005Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Brian L. Ji, Karl D. Selander, Michael A. Sorna
-
Publication number: 20050281343Abstract: A data communication system includes a transmitter unit and a receiver unit. The transmission unit has a transmission characteristic that is adjustable in accordance with equalization information. The transmission unit is operable to transmit a predetermined signal and the receiver unit is operable to receive the predetermined signal. The receiver unit is further operable to generate the equalization information by examining the eye opening of the received signal, and to transmit the equalization information to the transmitter unit.Type: ApplicationFiled: June 16, 2004Publication date: December 22, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Karl Selander, Michael Sorna, Jeremy Stephens, Huihao Xu
-
Patent number: 6963240Abstract: A structure and method for damping LC (inductance-capacitance) ringing in integrated circuit (IC) power distribution systems. The structure comprises a resistance electrically connected in parallel with a plurality of electrical switches. The resistance and electrical switches are electrically connected in series with the package and on-chip power distribution circuit. When on-chip switching activity creates a sudden and appreciable change in IC power demand the electrical switches are opened to temporarily increase the resistance in series with the power supply. This serves to dampen the power-distribution LC ringing. Later, the electrical switches are closed to shunt the series resistance and reduce the level of steady-state voltage drop in the power structure.Type: GrantFiled: November 25, 2003Date of Patent: November 8, 2005Assignee: International Business Machines CorporationInventors: Anthony R. Bonaccio, Allen P. Haar, Michael A. Sorna, Ivan L. Wemple, Stephen D. Wyatt
-
Patent number: 6949981Abstract: A voltage controlled oscillator (VCO) is provided which includes a threshold level setting circuit operable to set a lower variable threshold level and to set an upper variable threshold level. The VCO includes a frequency band selection unit operable to adjust a frequency band setting of the VCO to one of a plurality of frequency band settings. The VCO further includes a comparator operable to determine whether a control voltage of the VCO falls between the lower threshold level and the upper threshold level. The VCO further includes a threshold adjustment and calibration circuit operable to maintain the frequency band setting when the control voltage falls between the lower and upper threshold levels.Type: GrantFiled: February 18, 2004Date of Patent: September 27, 2005Assignee: International Business Machines CorporationInventors: Joseph Natonio, Michael A. Sorna
-
Patent number: 6937054Abstract: Methods and structures are disclosed herein for programmably adjusting a peaking function of a differential signal receiver. The disclosed method includes inputting a pair of differential signals to a pair of input transistors coupled to conduct currents differentially between a pair of load impedances and a pair of tail transistors. The impedance of an adjustable shunt impedance element between the tail transistors of the receiver is varied by programming signal input, such that higher current is conducted over a peaking range of frequencies. In a disclosed structural embodiment, an integrated circuit is provided having a programmable peaking receiver. The programmable peaking receiver includes a pair of input transistors coupled to conduct differentially according to a pair of differential inputs applied to the pair of input transistors. Each of the input transistors produces an output in accordance with the differential input applied thereto.Type: GrantFiled: May 30, 2003Date of Patent: August 30, 2005Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Karl D. Selander, Michael A. Sorna, William F. Washburn, Huihao H. Xu, Steven J. Zier
-
Publication number: 20050179501Abstract: A voltage controlled oscillator (VCO) is provided which includes a threshold level setting circuit operable to set a lower variable threshold level and to set an upper variable threshold level. The VCO includes a frequency band selection unit operable to adjust a frequency band setting of the VCO to one of a plurality of frequency band settings. The VCO further includes a comparator operable to determine whether a control voltage of the VCO falls between the lower threshold level and the upper threshold level. The VCO further includes a threshold adjustment and calibration circuit operable to maintain the frequency band setting when the control voltage falls between the lower and upper threshold levels.Type: ApplicationFiled: February 18, 2004Publication date: August 18, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph Natonio, Michael Sorna
-
Publication number: 20050179486Abstract: Systems are provided for generating and distributing a plurality of reference currents on an integrated circuit. More particularly, an integrated circuit is provided which includes a reference current generating system. The reference current generating system includes a first reference current generator disposed at a first location of the integrated circuit which is operable to generate a plurality of first reference currents. A plurality of second reference current generators are disposed at a plurality of second locations of the integrated circuit. Each of the second reference current generators are operable to generate a second reference current from one of the plurality of first reference currents. In a particular example, the first location at which the first reference current generator is disposed is a central location and the second locations are disposed remote from the first location.Type: ApplicationFiled: April 11, 2005Publication date: August 18, 2005Inventors: Hibourahima Camara, Louis Hsu, Karl Selander, Michael Sorna