Patents by Inventor Michele Piccardi
Michele Piccardi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12271592Abstract: A memory device includes a memory array comprising a plurality of memory planes, wherein the plurality of memory planes are arranged in a plurality of independent plane groups, and wherein each of the plurality of independent plane groups comprises one or more of the plurality of memory planes. The memory device further includes a plurality of independent analog driver circuits coupled to the memory array, wherein a respective one of the plurality of independent analog driver circuits is associated with a respective one of the plurality of independent plane groups. The memory device further includes a common analog circuit coupled to the memory array, wherein the common analog circuit is shared by the plurality of independent analog driver circuits and the plurality of independent plane groups.Type: GrantFiled: August 15, 2022Date of Patent: April 8, 2025Assignee: Micron Technology, Inc.Inventors: Andrea Giovanni Xotta, Dheeraj Srinivasan, Ali Mohammadzadeh, Karl D. Schuh, Guido Luciano Rizzo, Jung Sheng Hoei, Michele Piccardi, Tommaso Vali, Umberto Siciliani, Rohitkumar Makhija, June Lee, Aaron S. Yip, Daniel J. Hubbard
-
Publication number: 20250098159Abstract: A microelectronic device comprises a base structure, a memory array overlying the base structure, and a conductive pad tier overlying the memory array. The base structure comprises a logic region including logic devices. The memory array comprises vertically extending strings of memory cells within a horizontal area of the logic region of the base structure. The conductive pad tier comprises first conductive pads substantially outside of the horizontal area of the logic region of the base structure, and second conductive pads horizontally neighboring the first conductive pads and within the horizontal area of the logic region of the base structure. Memory devices and electronic systems are also described.Type: ApplicationFiled: December 5, 2024Publication date: March 20, 2025Inventors: Erwin E. Yu, Michele Piccardi, Surendranath C. Eruvuru
-
Patent number: 12230123Abstract: A system and a memory device including a driver circuit, to perform first operations including driving a resistor-capacitor (RC) sensor circuit of an electronic device to a drive voltage using a representative copy of a current that drives an electronic circuit line of the electronic device. The system and memory device including the RC sensor circuit, coupled to the driver circuit, to perform second operations including determining a first sample voltage by sampling a first representative voltage generated at the RC sensor circuit, and determining a second sample voltage by sampling a second representative voltage generated at the RC sensor circuit. The ratio of the first sample voltage and the second sample voltage is indicative of an RC time constant of the electronic circuit line.Type: GrantFiled: December 14, 2021Date of Patent: February 18, 2025Assignee: Micron Technology, Inc.Inventors: Pin-Chou Chiang, Michele Piccardi, Theodore T. Pekny
-
Patent number: 12171096Abstract: A microelectronic device comprises a base structure, a memory array overlying the base structure, and a conductive pad tier overlying the memory array. The base structure comprises a logic region including logic devices. The memory array comprises vertically extending strings of memory cells within a horizontal area of the logic region of the base structure. The conductive pad tier comprises first conductive pads substantially outside of the horizontal area of the logic region of the base structure, and second conductive pads horizontally neighboring the first conductive pads and within the horizontal area of the logic region of the base structure. Memory devices and electronic systems are also described.Type: GrantFiled: August 13, 2021Date of Patent: December 17, 2024Assignee: Micron Technology, Inc.Inventors: Erwin E. Yu, Michele Piccardi, Surendranath C. Eruvuru
-
Patent number: 12165692Abstract: Systems and methods of dynamically calibrating memory control signals during increase of wordline voltage for memory technologies subject to charge loss are disclosed. In one aspect, an exemplary method may comprise using an internal node, such as a wordline regulator output or return feedback line or a replica of the wordline, as proxy for the local wordline voltage. In one or more further embodiments, the proxy signal may be converted to digital signal or code and even determined in the background before the signal is needed for calibration. As a function of the disclosed technology, calibration of memory control signals, such as pass voltage and wordline read-verify voltage, may be performed during increase of the wordlines voltage with no impact or penalty on read/program time.Type: GrantFiled: August 13, 2021Date of Patent: December 10, 2024Assignee: Micron Technology, Inc.Inventor: Michele Piccardi
-
Publication number: 20240355397Abstract: Control logic in a memory device initiates a read operation on a memory array of the memory device and performs a calibration operation to detect a change in string resistance in the memory array. The control logic determines whether the change in string resistance is attributable to charge loss in the memory array, and responsive to determining that the change in string resistance is attributable to charge loss in the memory array, preforms the read operation using calibrated read voltage levels to read data from the memory array.Type: ApplicationFiled: July 2, 2024Publication date: October 24, 2024Inventors: Vivek Venkata Kalluru, Michele Piccardi, Taehyun Kim, Theodore T. Pekny
-
Publication number: 20240312494Abstract: In a memory sub-system, causing a standby circuit associated with a memory device to enter into a low power mode. In the low power mode, causing a reference voltage to be supplied to a voltage regulator, wherein the reference voltage causes the voltage regulator to supply a standby current level to the memory device, where the standby current level is lower than a current level supplied when the memory device is in an active mode.Type: ApplicationFiled: May 28, 2024Publication date: September 19, 2024Inventors: Shuai Xu, Michele Piccardi, Arvind Muralidharan, June Lee, Qisong Lin, Scott A. Stoller, Jun Shen
-
Patent number: 12057174Abstract: Control logic in a memory device initiates a read operation on a memory array of the memory device and performs a calibration operation to detect a change in string resistance in the memory array. The control logic determines whether the change in string resistance is attributable to charge loss in the memory array, and responsive to determining that the change in string resistance is attributable to charge loss in the memory array, preforms the read operation using calibrated read voltage levels to read data from the memory array.Type: GrantFiled: February 10, 2022Date of Patent: August 6, 2024Assignee: Micron Technology, Inc.Inventors: Vivek Venkata Kalluru, Michele Piccardi, Taehyun Kim, Theodore T. Pekny
-
Patent number: 12027227Abstract: A determination is made that a memory device of a memory sub-system is to be transitioned to a sleep mode. A command is initiated to cause a standby circuit associated with the memory device to enter into a low power mode while a power supply of the memory sub-system is maintained in a powered state. In the low power mode, a reference voltage is supplied to a voltage regulator of the standby circuit to supply a standby current level to the memory device during the sleep mode.Type: GrantFiled: December 22, 2020Date of Patent: July 2, 2024Assignee: MICRON TECHNOLOGY, INC.Inventors: Shuai Xu, Michele Piccardi, Arvind Muralidharan, June Lee, Qisong Lin, Scott A. Stoller, Jun Shen
-
Patent number: 12002526Abstract: A memory device includes a memory array comprising a plurality of wordlines and a regulator circuit selectively coupled to the plurality of wordlines, wherein the regulator circuit is configured to perform a detection routine to sample a load current from a selected wordline of the plurality of wordlines and generate a measured output voltage, wherein the measured output voltage modulates with respect to the load current. The memory device further includes a comparator circuit coupled to the regulator circuit, wherein the comparator circuit is configured to generate a comparison result based on a difference between the measured output voltage and a reference voltage and a local media controller coupled to the comparator circuit, wherein the local media controller is configured to identify a presence of a defect on the selected wordline in response to the comparison result satisfying a threshold condition.Type: GrantFiled: March 29, 2022Date of Patent: June 4, 2024Assignee: Micron Technology, Inc.Inventors: Pinchou Chiang, Arvind Muralidharan, James I. Esteves, Michele Piccardi, Theodore T. Pekny
-
Patent number: 11978680Abstract: A microelectronic chip device includes a semiconductor substrate and multiple on-chip strain sensors (OCSSs) constructed on the substrate at various locations of the substrate. The OCSSs may each include multiple piezoresistive devices configured to sense a strain at a location of the various locations and produce a strain signal representing the strain at that location. A strain measurement circuit may also be constructed on the semiconductor substrate and configured to measure strain parameters from the strain signals produced by the OCSSs. The strain parameters represent the strains at the various location. Values of the strain parameters can be used for analysis of mechanical stress on the chip device.Type: GrantFiled: November 24, 2021Date of Patent: May 7, 2024Assignee: Micron Technology, Inc.Inventors: Kenneth William Marr, Chiara Cerafogli, Michele Piccardi, Marco-Domenico Tiburzi, Eric Higgins Freeman, Joshua Daniel Tomayer
-
Patent number: 11948647Abstract: A first digitally-controlled pump voltage level is established for a charge pump coupled to a wordline of a memory device of a memory sub-system. A determination is made whether a measured digitally-controlled voltage level of the wordline and the first digitally-controlled pump voltage level satisfy a condition. In response to determining that the condition is satisfied, a signal is generated to adjust the first digitally-controlled pump voltage level to a second digitally-controlled pump voltage level.Type: GrantFiled: September 2, 2022Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventor: Michele Piccardi
-
Patent number: 11942164Abstract: Devices and techniques are disclosed herein to provide a number of different bias signals to each of multiple signal lines of an array of memory cells, each bias signal having an overdrive voltage above a target voltage by a selected increment and an overdrive period, to determine settling times of each of the multiple signal lines to the target voltage for the number of different bias signals, to determine a functional compensation profile for an array of memory cells comprising a relationship between the different bias signals and the determined settling times of the multiple signal lines.Type: GrantFiled: October 25, 2021Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventors: Michele Piccardi, Luyen Tien Vu
-
Patent number: 11881282Abstract: A memory device including a memory die including an internally-powered thermometer to determine a first measured operating temperature value of the memory die; detect the first measured operating temperature value satisfies one of a first condition or a second condition; and generate a first signal indicating an out-of-range operating temperature of the memory die in response to one of the first condition or the second condition being satisfied by the first measured operating temperature value. The memory die also including an externally-powered thermometer to: determine a second measured operating temperature value of the memory die; detect the second measured operating temperature value satisfies one of the first condition or the second condition; and generate a second signal indicating the out-of-range operating temperature of the memory die in response to one of the first condition or the second condition being satisfied by the second measured operating temperature value.Type: GrantFiled: March 7, 2022Date of Patent: January 23, 2024Assignee: Micron Technology, Inc.Inventors: Yui Shimizu, Manik Advani, Michele Piccardi
-
Patent number: 11869603Abstract: Integrated circuit devices might include a voltage regulator comprising an input and an output, a selectively activated current path connected between the input and output, and a controller configured to cause the integrated circuit device to connect the output to the input through the current path when a voltage level of the input has a first voltage level, maintain the connection of the output and the input through the current path until the voltage level of the input has a second voltage level higher than the first voltage level, isolate the output from the input through the current path after the voltage level of the input has the second voltage level, and regulate a voltage level of the output while the output is isolated from the input through the current path.Type: GrantFiled: August 13, 2021Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Shuai Xu, Michele Piccardi, June Lee
-
Publication number: 20230317120Abstract: A determination is made that a memory device of a memory sub-system is to be transitioned to a sleep mode. A command is initiated to cause a standby circuit associated with the memory device to enter into a low power mode while a power supply of the memory sub-system is maintained in a powered state. In the low power mode, a reference voltage is supplied to a voltage regulator of the standby circuit to supply a standby current level to the memory device during the sleep mode.Type: ApplicationFiled: December 22, 2020Publication date: October 5, 2023Inventors: Shuai Xu, Michele Piccardi, Arvind Muralidharan, June Lee, Qisong Lin, Scott A. Stoller, Jun Shen
-
Patent number: 11763895Abstract: Methods, systems, and devices for power architecture for non-volatile memory are described. A memory device may be configured to operate in a first mode and a second mode (e.g., a low power mode). When operating in the first mode, a voltage may be supplied from a power source (e.g., a power management integrated circuit) to a memory array and one or more associated components via a regulator. When the memory device transitions to operate in the second mode, some of the components supplied from the power source may be powered by a charge pump. Control information associated with the memory array may be stored to the one or more components (e.g., to a cache) that are powered by a charge pump.Type: GrantFiled: July 26, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Qisong Lin, Shuai Xu, Jonathan S. Parry, Jeremy Binfet, Michele Piccardi, Qing Liang
-
Patent number: 11763858Abstract: A system includes a charge pump to charge wordlines of a memory array, a pump regulator coupled including a level detector, and dynamic clock logic coupled between the level detector and an oscillator. The logic provides clock signals to the charge pump and is to perform operations including causing the oscillator to output, to the charge pump during a first time period of a recovery period of the charge pump, a first clock signal having a lower frequency than output during a time period preceding the recovery period. The operations further include causing the oscillator to output, to the charge pump during a second time period of the recovery period that follows the first time period, a second clock signal having a higher frequency than output during the time period preceding the recovery period.Type: GrantFiled: August 17, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Vivek Venkata Kalluru, Michele Piccardi
-
Patent number: 11710533Abstract: A memory device comprises a memory array; a word line driver circuit including a charge pump circuit configured to generate a program voltage target to be applied to a word line to program a memory cell of the memory array, and a control loop to activate the charge pump circuit using a control signal according to a comparison of a pump circuit output voltage to a specified duty cycle after the charge pump circuit output reaches the program voltage target, and provides an indication of current generated by the charge pump circuit according to the duty cycle; and logic circuitry that generates a fault indication when the current generated by the charge pump circuit is greater than a specified threshold current.Type: GrantFiled: July 27, 2022Date of Patent: July 25, 2023Assignee: Micron Technology, Inc.Inventors: Xiaojiang Guo, Jung Sheng Hoei, Michele Piccardi, Manan Tripathi
-
Patent number: 11704047Abstract: A system includes a memory array, a thermometer, and control logic, operatively coupled with the memory array and the thermometer, to perform operations including causing the thermometer to obtain a first temperature result, monitoring a time since obtaining the first temperature result, determining whether the time satisfies a threshold time condition, in response to determining that the time satisfies the threshold time condition, causing the thermometer to obtain a second temperature result from an automatic temperature reading, determining a difference between the second temperature result and a previously stored temperature result, and filtering the second temperature result based on the difference to obtain a new stored temperature result.Type: GrantFiled: November 29, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Michele Piccardi, Umberto Siciliani, Tommaso Vali, Enrico Favaro