Patents by Inventor Min Hyung Cho
Min Hyung Cho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961775Abstract: In one example, a semiconductor device can comprise a substrate, a device stack, first and second internal interconnects, and an encapsulant. The substrate can comprise a first and second substrate sides opposite each other, a substrate outer sidewall between the first substrate side and the second substrate side, and a substrate inner sidewall defining a cavity between the first substrate side and the second substrate side. The device stack can be in the cavity and can comprise a first electronic device, and a second electronic device stacked on the first electronic device. The first internal interconnect can be coupled to the substrate and the device stack. The encapsulant can cover the substrate inner sidewall and the device stack and can fill the cavity. Other examples and related methods are disclosed herein.Type: GrantFiled: November 8, 2022Date of Patent: April 16, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Gyu Wan Han, Won Bae Bang, Ju Hyung Lee, Min Hwa Chang, Dong Joo Park, Jin Young Khim, Jae Yun Kim, Se Hwan Hong, Seung Jae Yu, Shaun Bowers, Gi Tae Lim, Byoung Woo Cho, Myung Jea Choi, Seul Bee Lee, Sang Goo Kang, Kyung Rok Park
-
Patent number: 11695411Abstract: Disclosed is a transmitter which includes a channel driver that includes a pull-up transistor and a pull-down transistor connected between a power node and a ground node and outputs a voltage between the pull-up transistor and the pull-down transistor as a transmit signal, and a pre-driver that controls the pull-up transistor and the pull-down transistor in response to a driving signal and controls the channel driver such that the transmit signal is overshot at a rising edge of the driving signal and the transmit signal is undershot at a falling edge of the driving signal.Type: GrantFiled: September 24, 2021Date of Patent: July 4, 2023Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Min-Hyung Cho, Young-deuk Jeon, In San Jeon, Jin Ho Han
-
Publication number: 20230147293Abstract: A method for ZQ calibration for a data transmission driving circuit of each memory die in a memory chip package in which memory dies are stacked, includes generating a reference current through a reference resistor connected between a power terminal supplying a power voltage of the data transmission driving circuit and a ground terminal and a first transistor that is diode-connected; supplying first currents corresponding to the reference currents to a pull-up driver of each memory die; performing ZQ calibration of a pull-up driver of a corresponding memory die by comparing a first voltage formed by each first current with a reference voltage formed by the reference current in each of the plurality of memory dies; and performing ZQ calibration of a pull-down driver of the corresponding memory die based on an output impedance of the ZQ calibrated pull-up driver in each of the memory dies.Type: ApplicationFiled: November 8, 2022Publication date: May 11, 2023Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Min-Hyung CHO, Young-Deuk JEON, Jin Ho HAN
-
Patent number: 11517216Abstract: The inventive concept relates to a body composition analysis system. A body composition analysis system according to an embodiment of the inventive concept includes a sinusoidal signal generator, a synchronous detector, and a bioimpedance analyzer. The sinusoidal signal generator converts a digital sinusoidal signal having a target frequency into an analog sinusoidal signal. The synchronous detector extracts a target frequency component of a bioelectrical signal generated in response to an analog sinusoidal signal based on the digital sinusoidal signal. The bioimpedance analyzer calculates the bioimpedance based on the target frequency component of the bioelectrical signal. According to the inventive concept, it is possible to improve the selectivity for extracting the target frequency component of the bioelectrical signal and to reduce the area and variations of characteristics for the implementation of the integrated circuit.Type: GrantFiled: January 15, 2019Date of Patent: December 6, 2022Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Min-Hyung Cho, Young-deuk Jeon, Bon Tae Koo, Mun Yang Park, Youngseok Baek
-
Patent number: 11494630Abstract: The neuromorphic arithmetic device comprises an input monitoring circuit that outputs a monitoring result by monitoring that first bits of at least one first digit of a plurality of feature data and a plurality of weight data are all zeros, a partial sum data generator that skips an arithmetic operation that generates a first partial sum data corresponding to the first bits of a plurality of partial sum data in response to the monitoring result while performing the arithmetic operation of generating the plurality of partial sum data, based on the plurality of feature data and the plurality of weight data, and a shift adder that generates the first partial sum data with a zero value and result data, based on second partial sum data except for the first partial sum data among the plurality of partial sum data and the first partial sum data generated with the zero value.Type: GrantFiled: January 14, 2020Date of Patent: November 8, 2022Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Young-deuk Jeon, Byung Jo Kim, Ju-Yeob Kim, Jin Kyu Kim, Ki Hyuk Park, Mi Young Lee, Joo Hyun Lee, Min-Hyung Cho
-
Publication number: 20220301603Abstract: Provided is a memory interface device. A memory interface device, comprising: a DQS input buffer configured to receive input data strobe signals and output a first intermediate data strobe signal, the DQS input buffer providing a static offset; an offset control circuit configured to receive the first intermediate data strobe signal and output a second intermediate data strobe signal; and a duty adjustment buffer configured to receive the second intermediate data strobe signal and output a clean data strobe signal, wherein the offset control circuit provides a dynamic offset using the clean data strobe signal.Type: ApplicationFiled: December 30, 2021Publication date: September 22, 2022Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Young-Deuk JEON, Min-Hyung CHO, Young-Su KWON, Jin Ho HAN
-
Patent number: 11449720Abstract: Provided is an image recognition device. The image recognition device includes a frame data change detector that sequentially receives a plurality of frame data and detects a difference between two consecutive frame data, an ensemble section controller that sets an ensemble section in the plurality of frame data, based on the detected difference, an image recognizer that sequentially identifies classes respectively corresponding to a plurality of section frame data by applying different neural network classifiers to the plurality of section frame data in the ensemble section, and a recognition result classifier that sequentially identifies ensemble classes respectively corresponding to the plurality of section frame data by combining the classes in the ensemble section.Type: GrantFiled: May 8, 2020Date of Patent: September 20, 2022Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Ju-Yeob Kim, Byung Jo Kim, Seong Min Kim, Jin Kyu Kim, Ki Hyuk Park, Mi Young Lee, Joo Hyun Lee, Young-deuk Jeon, Min-Hyung Cho
-
Publication number: 20220267673Abstract: Etching compositions are provided. The etching compositions can be used for etching cobalt. The etching compositions may include a chelator, water, an oxidizer, and an organic solvent, and the chelator may include an organic acid, an amine compound and/or a polyhydric alcohol. Water may be present in an amount of 1 wt % to 10 wt % based on a total weight of the etching composition.Type: ApplicationFiled: January 12, 2022Publication date: August 25, 2022Inventors: Min Hyung CHO, Hyo Joong YOON, Min Ju IM, Jung Min OH, Sang Won BAE, Hyo San LEE
-
Publication number: 20220172029Abstract: Disclosed is a simplified sigmoid function circuit which includes a first circuit that performs a computation on input data based on a simplified sigmoid function when a sign of a real region of the input data is positive, a second circuit that performs the computation on the input data based on the simplified sigmoid function when the sign of the real region of the input data is negative, and a first multiplexer that selects and output one of an output of the first circuit and an output of the second circuit, based on the sign of the input data. The simplified sigmoid function is obtained by transforming a sigmoid function of a real region into a sigmoid function of a logarithmic region and performing a variational transformation for the sigmoid function of the logarithmic region.Type: ApplicationFiled: November 29, 2021Publication date: June 2, 2022Applicant: Electronics and Telecommunications Research InstituteInventors: In San JEON, Young-Su KWON, Chun-Gi LYUH, Young-deuk JEON, MIN-HYUNG CHO, Jin Ho HAN
-
Publication number: 20220158634Abstract: Disclosed is a transmitter which includes a channel driver that includes a pull-up transistor and a pull-down transistor connected between a power node and a ground node and outputs a voltage between the pull-up transistor and the pull-down transistor as a transmit signal, and a pre-driver that controls the pull-up transistor and the pull-down transistor in response to a driving signal and controls the channel driver such that the transmit signal is overshot at a rising edge of the driving signal and the transmit signal is undershot at a falling edge of the driving signal.Type: ApplicationFiled: September 24, 2021Publication date: May 19, 2022Applicant: Electronics and Telecommunications Research InstituteInventors: MIN-HYUNG CHO, Young-deuk JEON, In San JEON, Jin Ho HAN
-
Publication number: 20220128107Abstract: A disk brake apparatus may include a caliper body installed on the outer circumference of a disk; a piston member installed in the caliper body, and moved by hydraulic pressure; a brake pad pressed toward the disk by the piston member; and a shim plate installed between the piston member and the brake pad, formed in a plate shape, and abutting on a piston contact part installed on a surface of the piston member, facing the brake pad, the shim plate may include a cover shim brought into contact with the piston contact part; and a pad shim stacked on a surface of the cover shim, facing the brake pad, and including an opening formed through a region which overlaps at least a part of the piston contact part.Type: ApplicationFiled: October 21, 2021Publication date: April 28, 2022Applicant: HYUNDAI MOBIS CO., LTD.Inventors: Yeong Bin CHO, Min Hyung CHO, Seong Hwan AHN
-
Patent number: 11217299Abstract: Disclosed are a device and a method for calibrating a reference voltage. The reference voltage calibrating device includes a data signal communication unit that transmits/receives a data signal, a data strobe signal receiving unit that receives a first data strobe signal and a second data strobe signal, a voltage level of the second data strobe signal being opposite to a voltage level of the first data strobe signal, and a reference voltage generating unit that sets a reference voltage for determining a data value of the data signal, based on the first data strobe signal and the second data strobe signal, and the reference voltage generating unit adjusts the reference voltage based on the first data strobe signal and the second data strobe signal.Type: GrantFiled: August 19, 2020Date of Patent: January 4, 2022Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Young-deuk Jeon, Seong Min Kim, Jin Kyu Kim, Joo Hyun Lee, Min-Hyung Cho, Jin Ho Han
-
Patent number: 11204740Abstract: The neuromorphic arithmetic device performs a multiply-accumulate (MAC) calculation using a multiplier and an accumulator. The neuromorphic arithmetic device includes an offset accumulator configured to receive a plurality of offset data measured a plurality of times and accumulate the plurality of offset data, a bit extractor configured to obtain average offset data by extracting at least one first bit from the plurality of accumulated offset data, and a cumulative synapse array configured to accumulate a plurality of multiplication values generated by the multiplier and output a cumulative result of the plurality of multiplication values corrected according to the average offset data.Type: GrantFiled: November 26, 2019Date of Patent: December 21, 2021Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Min-Hyung Cho, Young-deuk Jeon, Ki Hyuk Park, Joo Hyun Lee
-
Patent number: 11190188Abstract: Disclosed are a memory interface circuit including an output impedance monitor, which is capable of monitoring and calibrating an output impedance of a driving circuit in real time, and a method of calibrating the output impedance. The memory interface circuit includes a control circuit that outputs a digital transmission signal, a driving circuit that outputs an output signal, based on the digital transmission signal, an output impedance monitor that outputs a pull-up monitoring signal or a pull-down monitoring signal, based on the digital transmission signal and the output signal, and an output impedance calibrator that outputs an impedance monitoring signal, based on the pull-up monitoring signal or the pull-down monitoring signal, and wherein the driving circuit calibrates output impedance based on the impedance monitoring signal.Type: GrantFiled: August 18, 2020Date of Patent: November 30, 2021Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Min-Hyung Cho, Young-deuk Jeon, Seong Min Kim
-
Publication number: 20210357753Abstract: A method and apparatus for multi-level stepwise quantization for neural network are provided. The apparatus sets a reference level by selecting a value from among values of parameters of the neural network in a direction from a high value equal to or greater than a predetermined value to a lower value, and performs learning based on the reference level. The setting of a reference level and the performing of learning are iteratively performed until the result of the reference level learning satisfies a predetermined value and there is no variable parameter that is updated during learning among the parameters.Type: ApplicationFiled: May 11, 2021Publication date: November 18, 2021Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Jin Kyu KIM, Byung Jo KIM, Seong Min KIM, Ju-Yeob KIM, Ki Hyuk PARK, Mi Young LEE, Joo Hyun LEE, Young-deuk JEON, Min-Hyung CHO
-
Patent number: 11146253Abstract: Disclosed is a receiving circuit, which includes a hysteresis detector that receives an input signal corresponding to a first voltage level and outputs a detection signal having a first threshold voltage and a second threshold voltage, and a level shifter that receives the detection signal, converts the first voltage level of the detection signal to a second voltage level higher than the first voltage level so as to be output as an output signal, and outputs a feedback signal of the second voltage level, and the hysteresis detector receives the feedback signal from the level shifter and adjusts the first threshold voltage and the second threshold voltage based on the feedback signal.Type: GrantFiled: November 27, 2020Date of Patent: October 12, 2021Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Young-deuk Jeon, Young-Su Kwon, Seong Min Kim, In San Jeon, Min-Hyung Cho, Jin Ho Han
-
Publication number: 20210303982Abstract: Disclosed is a neural network computing device. The neural network computing device includes a neural network accelerator including an analog MAC, a controller controlling the neural network accelerator in one of a first mode and a second mode, and a calibrator that calibrating a gain and a DC offset of the analog MAC. The calibrator includes a memory storing weight data, calibration weight data, and calibration input data, a gain and offset calculator reading the calibration weight data and the calibration input data from the memory, inputting the calibration weight data and the calibration input data to the analog MAC, receiving calibration output data from the analog MAC, and calculating the gain and the DC offset of the analog MAC, and an on-device quantizer reading the weight data, receiving the gain and the DC offset, generating quantized weight data, based on the gain and the DC offset.Type: ApplicationFiled: March 18, 2021Publication date: September 30, 2021Applicant: Electronics and Telecommunications Research InstituteInventors: Mi Young LEE, Young-deuk JEON, Byung Jo KIM, Ju-Yeob KIM, Jin Kyu KIM, Ki Hyuk PARK, JOO HYUN LEE, MIN-HYUNG CHO
-
Publication number: 20210184677Abstract: Disclosed are a memory interface circuit including an output impedance monitor, which is capable of monitoring and calibrating an output impedance of a driving circuit in real time, and a method of calibrating the output impedance. The memory interface circuit includes a control circuit that outputs a digital transmission signal, a driving circuit that outputs an output signal, based on the digital transmission signal, an output impedance monitor that outputs a pull-up monitoring signal or a pull-down monitoring signal, based on the digital transmission signal and the output signal, and an output impedance calibrator that outputs an impedance monitoring signal, based on the pull-up monitoring signal or the pull-down monitoring signal, and wherein the driving circuit calibrates output impedance based on the impedance monitoring signal.Type: ApplicationFiled: August 18, 2020Publication date: June 17, 2021Applicant: Electronics and Telecommunications Research InstituteInventors: Min-Hyung CHO, Young-deuk JEON, Seong Min KIM
-
Publication number: 20210151091Abstract: Disclosed are a device and a method for calibrating a reference voltage. The reference voltage calibrating device includes a data signal communication unit that transmits/receives a data signal, a data strobe signal receiving unit that receives a first data strobe signal and a second data strobe signal, a voltage level of the second data strobe signal being opposite to a voltage level of the first data strobe signal, and a reference voltage generating unit that sets a reference voltage for determining a data value of the data signal, based on the first data strobe signal and the second data strobe signal, and the reference voltage generating unit adjusts the reference voltage based on the first data strobe signal and the second data strobe signal.Type: ApplicationFiled: August 19, 2020Publication date: May 20, 2021Applicant: Electronics and Telecommunications Research InstituteInventors: Young-deuk JEON, Seong Min KIM, Jin Kyu KIM, Joo Hyun LEE, Min-Hyung CHO, Jin Ho HAN
-
Publication number: 20200356804Abstract: Provided is an image recognition device. The image recognition device includes a frame data change detector that sequentially receives a plurality of frame data and detects a difference between two consecutive frame data, an ensemble section controller that sets an ensemble section in the plurality of frame data, based on the detected difference, an image recognizer that sequentially identifies classes respectively corresponding to a plurality of section frame data by applying different neural network classifiers to the plurality of section frame data in the ensemble section, and a recognition result classifier that sequentially identifies ensemble classes respectively corresponding to the plurality of section frame data by combining the classes in the ensemble section.Type: ApplicationFiled: May 8, 2020Publication date: November 12, 2020Inventors: Ju-Yeob KIM, Byung Jo KIM, Seong Min KIM, Jin Kyu KIM, Ki Hyuk PARK, Mi Young LEE, Joo Hyun LEE, Young-deuk JEON, Min-Hyung CHO