Patents by Inventor Min-Suk Lee
Min-Suk Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250062446Abstract: Disclosed herein relates to a battery pack, wherein the battery pack has an advantage that in the event of thermal runaway in any of a plurality of cell stack assemblies accommodated therein, the propagation of the generated heat or flame to adjacent assemblies can be minimized, thereby improving the safety of the battery pack against ignition or explosion.Type: ApplicationFiled: August 14, 2023Publication date: February 20, 2025Inventors: Jong Pil JEON, Hyoung Suk LEE, Min Bum KIM, Ju Hwan SHIN
-
Publication number: 20250046814Abstract: A positive electrode active material for a secondary battery includes a lithium composite transition metal oxide comprising nickel (Ni), cobalt (Co), and manganese (Mn), and a coating layer formed on surfaces of the lithium composite transition metal oxide, wherein, in the lithium composite transition metal oxide, an amount of the nickel (Ni) in a total amount of transition metals is 60 mol % or more, and an amount of the manganese (Mn) is greater than an amount of the cobalt (Co), and the coating layer comprises a compound represented by Formula 1: LiaM1bOc ??[Formula 1] wherein, M1 includes aluminum (Al) and at least one selected from the group consisting of boron (B), silicon (Si), titanium (Ti), and phosphorus (P), and 1?a?4, 1?b?8, and 1?c?20.Type: ApplicationFiled: October 25, 2024Publication date: February 6, 2025Applicant: LG Energy Solution, Ltd.Inventors: So Ra Baek, Min Suk Kang, Sang Wook Lee, Wang Mo Jung, Dong Hun Lee, Hye Lim Jeon, Eun Sol Lho
-
Publication number: 20250048835Abstract: A display device includes a first control line, a second control line, and a third control line arranged in a first direction, the first control line being between the second control line and the third control line, a pixel circuit coupled to the first control line, the second control line, and the third control line, a light-emitting element coupled to the pixel circuit, a sensor circuit coupled to the first control line, and having a first connection node between the first control line and the third control line, a light-receiving element coupled to the sensor circuit, and a receive line coupled to the first connection node of the sensor circuit.Type: ApplicationFiled: May 2, 2024Publication date: February 6, 2025Inventors: JIHOON YANG, MIN KANG, JUNG SUK BANG, CHEOL-GON LEE
-
Patent number: 12219774Abstract: A non-volatile memory chip comprises a cell region that includes a first surface, a second surface opposite to the first surface, a first cell structure, and a second cell structure spaced apart from the first cell structure; a peripheral circuit region on the first surface of the cell region, and that includes a first peripheral circuit connected to the first cell structure, a second peripheral circuit connected to the second cell structure, and a connection circuit between the first and second peripheral circuits; a through via between the first and second cell structures and that extends from the second surface of the cell region to the connection circuit of the peripheral circuit region; a redistribution layer that covers the through via on the second surface of the cell region, is connected to the through via, and extends along the second surface; and a chip pad connected to the redistribution layer.Type: GrantFiled: July 26, 2021Date of Patent: February 4, 2025Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min Jae Lee, Jin Do Byun, Young-Hoon Son, Young Don Choi, Pan Suk Kwak, Myung Hun Lee, Jung Hwan Choi
-
Publication number: 20230414108Abstract: In a temperature sensor, a wearable device comprising the temperature sensor, and a core temperature measurement method using the temperature sensor, the temperature sensor includes a sensing unit and a substrate. The sensing unit includes a base part, a measuring part mounted on the base part and configured to measure a temperature of a subject body by making contact with the subject body, and a cover part configured to cover the measuring part. The sensing unit is mounted on the substrate. A plurality of slits is formed around a first area of the substrate, and the sensing unit is mounted at the first area of the substrate.Type: ApplicationFiled: September 23, 2021Publication date: December 28, 2023Applicant: OSONG MEDICAL INNOVATION FOUNDATIONInventors: Seung Rag LEE, Sung Jun HONG, Byung Jun PARK, Byung Yeun KIM, Min Suk LEE
-
Patent number: 10874156Abstract: The present invention relates to a heat-storing and retaining fleece using a polyester yarn containing composite metal oxide particles. The heat-storing and retaining fleece of the present invention exhibits an excellent far-infrared emission property, an excellent heat-storing and retaining property, excellent spinning processability, and excellent dyeability.Type: GrantFiled: November 27, 2015Date of Patent: December 29, 2020Assignee: HYOSUNG TNC CORPORATIONInventors: Sung Jin Oh, Min Suk Lee
-
Patent number: 10777742Abstract: Methods, systems, and devices are disclosed for implementing semiconductor memory using variable resistance elements for storing data. In one aspect, an electronic device is provided to comprise a semiconductor memory unit including: a substrate; an interlayer dielectric layer disposed over the substrate; and a variable resistance element including a seed layer formed over the interlayer dielectric layer, a first magnetic layer formed over the seed layer, a tunnel barrier layer formed over the first magnetic layer, and a second magnetic layer formed over the tunnel barrier layer, wherein the seed layer includes a conductive material having a metallic property and an oxygen content of 1% to approximately 10%.Type: GrantFiled: November 25, 2019Date of Patent: September 15, 2020Assignee: SK hynix Inc.Inventors: Won-Joon Choi, Ki-Seon Park, Cha-Deok Dong, Bo-Mi Lee, Guk-Cheon Kim, Seung-Mo Noh, Min-Suk Lee, Chan-Sik Park, Jae-Heon Kim, Choi-Dong Kim, Jae-Hong Kim, Yang-Kon Kim, Jong-Koo Lim
-
Publication number: 20200098984Abstract: Methods, systems, and devices are disclosed for implementing semiconductor memory using variable resistance elements for storing data. In one aspect, an electronic device is provided to comprise a semiconductor memory unit including: a substrate; an interlayer dielectric layer disposed over the substrate; and a variable resistance element including a seed layer formed over the interlayer dielectric layer, a first magnetic layer formed over the seed layer, a tunnel barrier layer formed over the first magnetic layer, and a second magnetic layer formed over the tunnel barrier layer, wherein the seed layer includes a conductive material having a metallic property and an oxygen content of 1% to approximately 10%.Type: ApplicationFiled: November 25, 2019Publication date: March 26, 2020Inventors: Won-Joon Choi, Ki-Seon Park, Cha-Deok Dong, Bo-Mi Lee, Guk-Cheon Kim, Seung-Mo Noh, Min-Suk Lee, Chan-Sik Park, Jae-Heon Kim, Choi-Dong Kim, Jae-Hong Kim, Yang-Kon Kim, Jong-Koo Lim
-
Patent number: 10490741Abstract: Methods, systems, and devices are disclosed for implementing semiconductor memory using variable resistance elements for storing data. In one aspect, an electronic device is provided to comprise a semiconductor memory unit including: a substrate; an interlayer dielectric layer disposed over the substrate; and a variable resistance element including a seed layer formed over the interlayer dielectric layer, a first magnetic layer formed over the seed layer, a tunnel barrier layer formed over the first magnetic layer, and a second magnetic layer formed over the tunnel barrier layer, wherein the seed layer includes a conductive material having a metallic property and an oxygen content of 1% to approximately 10%.Type: GrantFiled: November 16, 2016Date of Patent: November 26, 2019Assignee: SK hynix Inc.Inventors: Won-Joon Choi, Ki-Seon Park, Cha-Deok Dong, Bo-Mi Lee, Guk-Cheon Kim, Seung-Mo Noh, Min-Suk Lee, Chan-Sik Park, Jae-Heon Kim, Choi-Dong Kim, Jae-Hong Kim, Yang-Kon Kim, Jong-Koo Lim
-
Patent number: 10329694Abstract: The present invention relates to a method for producing a functional yarn, in which zirconium phosphate having a multiple-layered structure is used as a deodorizing material and a melted polymer is spun through a spinning nozzle having a multi-lobal sectional shape. According to the present invention, the melted polymer contains layered fine zirconium phosphate inorganic particles having low hardness, and thus the abrasion of production process equipment can be minimized during fiber production and also an excellent deodorizing property and an excellent sweat-absorbing and quick-drying property are exhibited.Type: GrantFiled: November 4, 2015Date of Patent: June 25, 2019Assignee: HYOSUNG TNC CORPORATIONInventors: Tae Gyun Lee, Min Suk Lee, Jun Young Park
-
Patent number: 10305030Abstract: Electronic devices and systems having semiconductor memory are provided. In one implementation, for example, an electronic device may include a substrate; an under layer disposed over the substrate and including conductive hafnium silicate; a free layer disposed over the under layer and having a variable magnetization direction; a tunnel barrier layer disposed over the free layer; and a pinned layer disposed over the tunnel barrier layer and having a pinned magnetization direction, and wherein the free layer includes: a first ferromagnetic material; a second ferromagnetic material having a coercive force smaller than that of the first ferromagnetic material; and an amorphous spacer interposed between the first ferromagnetic material and the second ferromagnetic material.Type: GrantFiled: January 8, 2018Date of Patent: May 28, 2019Assignee: SK hynix Inc.Inventors: Won-Joon Choi, Ki-Seon Park, Cha-Deok Dong, Bo-Mi Lee, Guk-Cheon Kim, Seung-Mo Noh, Min-Suk Lee, Chan-Sik Park, Jae-Heon Kim, Choi-Dong Kim, Jae-Hong Kim, Yang-Kon Kim, Jong-Koo Lim, Jeong-Myeong Kim
-
Patent number: 10240258Abstract: The present invention is directed to a method for preparing a polyester fiber, the method including: mixing 5-50 wt % of composite metal oxide particles, including a tungsten-based oxide, a cesium-based oxide, an antimony-based oxide, an indium-based oxide, and a tin-based oxide, with 40-90 wt % of one or two types of organic solvents selected from among alcohol, ketone, and acetates, 0.4-20 wt % of polyvinyl butyral, i.e., polymer, and 2-30 wt % of calcium stearate or magnesium stearate to obtain a mixture, and stirring and grinding the mixture to prepare a dispersion liquid; drying the dispersion liquid to prepare a powdered additive; mixing 1-30 wt % of the additive with polyester chips to obtain a mixture and melting this mixture to prepare master batch chips; and mixing 1-10 wt % of the master batch chips with general polyester chips to obtain a mixture, and melting and spinning this mixture.Type: GrantFiled: August 26, 2015Date of Patent: March 26, 2019Assignee: HYOSUNG TNC CORPORATIONInventors: Sung Jin Oh, Min Suk Lee
-
Patent number: 10205089Abstract: This technology provides an electronic device and a method of fabricating the same. An electronic device in accordance with an implementation of this document includes semiconductor memory, and the semiconductor memory includes an interlayer dielectric layer formed over a substrate and having a contact hole; a lower contact filled in a part of the contact hole; and a variable resistance element which is disposed over and coupled to the lower contact, and has a first part filled in the contact hole and a second part disposed over the first part and protruding over the interlayer dielectric layer, wherein the first part includes a first metal which has a higher electron affinity than a component included in the second part, and an oxide of the first metal is an insulating material.Type: GrantFiled: June 3, 2014Date of Patent: February 12, 2019Assignee: SK hynix Inc.Inventors: Jae-Hong Kim, Min-Suk Lee
-
Patent number: 10186307Abstract: This technology provides an electronic device. An electronic device in accordance with an implementation of this document includes semiconductor memory, and the semiconductor memory includes a contact plug; a first stack structure disposed over the contact plug and coupled to the contact plug, wherein the first stack structure includes a pinning layer controlling a magnetization of a pinned layer; and a second stack structure disposed over the first stack structure and coupled to the first stack structure, wherein the second stack structure includes a MTJ (Magnetic Tunnel Junction) structure which includes the pinned layer having a pinned magnetization direction, a free layer having a variable magnetization direction, and a tunnel barrier layer interposed between the pinned layer and the free layer, wherein a width of the first stack structure is larger than a width of the contact plug and a width of the second stack structure.Type: GrantFiled: November 27, 2017Date of Patent: January 22, 2019Assignee: SK hynix Inc.Inventor: Min-Suk Lee
-
Patent number: 10043562Abstract: In one implementation, an electronic device is provided to include a semiconductor memory, wherein the semiconductor memory may include: a variable resistance element including a Magnetic Tunnel Junction (MTJ) structure including a free layer having a changeable magnetization direction free layer, a pinned layer having a fixed magnetization direction and a tunnel barrier layer interposed between the free layer and the pinned layer, and the electronic device may further include, in a first direction in which the free layer, the tunnel barrier layer and the pinned layer are arranged, a first permanent magnet having a first surface facing a first surface of the variable resistance element and spaced from the variable resistance element, wherein a magnetic field generated by the first permanent magnet may have a direction which offsets or reduces an influence of a stray field generated by the pinned layer.Type: GrantFiled: April 21, 2017Date of Patent: August 7, 2018Assignee: SK hynix Inc.Inventors: June-Seo Kim, Min-Suk Lee, Jung-Hwan Moon, Bo-Kyung Jung, Jeong-Myeong Kim, Ji-Hun Park
-
Publication number: 20180130945Abstract: Electronic devices and systems having semiconductor memory are provided. In one implementation, for example, an electronic device may include a substrate; an under layer disposed over the substrate and including conductive hafnium silicate; a free layer disposed over the under layer and having a variable magnetization direction; a tunnel barrier layer disposed over the free layer; and a pinned layer disposed over the tunnel barrier layer and having a pinned magnetization direction, and wherein the free layer includes: a first ferromagnetic material; a second ferromagnetic material having a coercive force smaller than that of the first ferromagnetic material; and an amorphous spacer interposed between the first ferromagnetic material and the second ferromagnetic material.Type: ApplicationFiled: January 8, 2018Publication date: May 10, 2018Inventors: Won-Joon Choi, Ki-Seon Park, Cha-Deok Dong, Bo-Mi Lee, Guk-Cheon Kim, Seung-Mo Noh, Min-Suk Lee, Chan-Sik Park, Jae-Heon Kim, Choi-Dong Kim, Jae-Hong Kim, Yang-Kon Kim, Jong-Koo Lim, Jeong-Myeong Kim
-
Publication number: 20180102154Abstract: In one implementation, an electronic device is provided to include a semiconductor memory, wherein the semiconductor memory may include: a variable resistance element including a Magnetic Tunnel Junction (MTJ) structure including a free layer having a changeable magnetization direction free layer, a pinned layer having a fixed magnetization direction and a tunnel barrier layer interposed between the free layer and the pinned layer, and the electronic device may further include, in a first direction in which the free layer, the tunnel barrier layer and the pinned layer are arranged, a first permanent magnet having a first surface facing a first surface of the variable resistance element and spaced from the variable resistance element, wherein a magnetic field generated by the first permanent magnet may have a direction which offsets or reduces an influence of a stray field generated by the pinned layer.Type: ApplicationFiled: April 21, 2017Publication date: April 12, 2018Inventors: June-Seo Kim, Min-Suk Lee, Jung-Hwan Moon, Bo-Kyung Jung, Jeong-Myeong Kim, Ji-Hun Park
-
Patent number: 9938642Abstract: The present invention relates to a method for producing a multifunctional polyester fiber, including: mixing a polyester master batch chip, containing cesium tungsten oxide-based particles, with a general polyester chip; spinning the mixture to form a spun fiber; and cooling the spun fiber using a cooling device having a rotational outflow quenching unit and a nozzle-warming heater, and to a fiber produced by the method. The multifunctional polyester fiber according to the present invention exhibits excellent far-infrared emission properties, thermal storage/insulation properties, spinning processability, and dyeability.Type: GrantFiled: November 1, 2013Date of Patent: April 10, 2018Assignees: Hyosung Corporation, Nano-Vision Tech Co., Ltd.Inventors: Sung Jin Oh, Min Suk Lee, Young Un Oh
-
Publication number: 20180082727Abstract: This technology provides an electronic device. An electronic device in accordance with an implementation of this document includes semiconductor memory, and the semiconductor memory includes a contact plug; a first stack structure disposed over the contact plug and coupled to the contact plug, wherein the first stack structure includes a pinning layer controlling a magnetization of a pinned layer; and a second stack structure disposed over the first stack structure and coupled to the first stack structure, wherein the second stack structure includes a MTJ (Magnetic Tunnel Junction) structure which includes the pinned layer having a pinned magnetization direction, a free layer having a variable magnetization direction, and a tunnel barrier layer interposed between the pinned layer and the free layer, wherein a width of the first stack structure is larger than a width of the contact plug and a width of the second stack structure.Type: ApplicationFiled: November 27, 2017Publication date: March 22, 2018Inventor: Min-Suk Lee
-
Patent number: 9900577Abstract: An apparatus and a method for synchronizing left and right streams in a stationary/mobile hybrid 3DTV are disclosed. The apparatus according to an exemplary embodiment may synchronize content streams corresponding to left and right images using a timestamp pairing mode, a timestamp offset mode, and a network time protocol (NTP) synchronization mode.Type: GrantFiled: August 10, 2012Date of Patent: February 20, 2018Assignees: Electronics and Telecommunications Research Institute, KAI MEDIA CO., Hidea Solutions Co., Ltd., KOOKMIN UNIVERSITY INDUSTRY ACADEMY COOPERATION FOUNDATIONInventors: Sung Hoon Kim, Joo Young Lee, Jin Soo Choi, Jin Woong Kim, Suk Jin Hong, Jin Suk Kwak, Min Suk Lee, Dong Wook Kang, Kyeong Hoon Jung