Patents by Inventor Mohammad Al-Shyoukh
Mohammad Al-Shyoukh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7459891Abstract: A low drop-out voltage regulator having soft-start. A low drop-out regulator circuit is provided having an input node, an output node, a power FET connected by a source and drain between the input node and the output node, and a feedback circuit having an output connected and providing a control signal to a gate of the power FET. A current limit circuit is configured to control the power FET to limit the current through it when the voltage across a controllable sense resistor connected to conduct a current representing the current through the power FET exceeds a predetermined limit value. At start-up, control unit provides a control signal to the controllable resistor to cause the resistance value of the controllable resistor to decrease incrementally in value at respective predetermined incremental times during a predetermined time interval.Type: GrantFiled: March 7, 2007Date of Patent: December 2, 2008Assignee: Texas Instruments IncorporatedInventors: Mohammad A. Al-Shyoukh, Marcus M Martins, Devrim Yilmaz Aksin
-
Publication number: 20080284391Abstract: Embodiments of the present disclosure provide a fault protection circuit, a method of operating a fault protection circuit and a voltage regulator. In one embodiment, the fault protection circuit is for use with the voltage regulator and includes an output power section having first and second MOS transistors configured to provide a regulated voltage on an output node of the voltage regulator. The fault protection circuit also includes a gate pull-down section connected to the first and second MOS transistors and configured to provide a gate pull-down MOS transistor to limit a current through the first and second MOS transistors during a current overload fault condition on the output node.Type: ApplicationFiled: December 31, 2007Publication date: November 20, 2008Applicant: Texas Instruments IncorporatedInventors: Mohammad A. Al-Shyoukh, Eric C. Blackall
-
Publication number: 20080150589Abstract: Various systems and methods for comparing signals are disclosed herein. For example, some embodiments of the present invention provide comparator circuits with programmable hysteresis. Such circuits include a comparator input circuit that receives two inputs to be compared. The comparator input circuit provides a first differential current output based at least in part on a difference between the first voltage input and the second voltage input. The aforementioned circuits further include a hysteresis control circuit that is operable to receive a single programmable voltage input, and to provide a second differential current output based at least in part on the comparator output and the single programmable voltage input. An output circuit is also included that sums the first differential current and the second differential current, and provides a comparator output based at least in part on the sum of the first differential current and the second differential current.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Applicant: TEXAS INSTRUMENTS INCInventors: Eric C. Blackall, Mohammad Al-Shyoukh
-
Publication number: 20080136384Abstract: A voltage regulator circuit for a CAN transceiver has a preregulator circuit which reduces an input voltage to a maximum predetermined voltage. The preregulator circuit is built with diffused MOS (DMOS) or drain extended MOS (DEMOS) transistors or laterally diffused MOS (LDMOS) transistors that are usable with the higher input voltages. A main regulator is coupled to the preregulated voltage to generate the output voltage. The main regulator utilizes lower voltage but faster core transistors and is stable without a load capacitance.Type: ApplicationFiled: December 6, 2006Publication date: June 12, 2008Applicant: TEXAS INSTRUMENTS, INCORPORATEDInventors: Mohammad A Al-Shyoukh, Kannan Soundarapandian
-
Patent number: 7385440Abstract: A bootstrapped circuit for sampling inputs with a signal range greater than supply voltage includes: a bootstrapped switch coupled between an input node and an output node; a first transistor coupled to a control node of the bootstrapped switch; a first capacitor having a first end coupled to the first transistor; a second transistor coupled between the first transistor and a supply node, and having a control node coupled to a first clock signal node; a third transistor coupled between the first transistor and the supply node; a charge pump having an output coupled to a control node of the third transistor; a level shifter coupled to a second end of the first capacitor; a fourth transistor coupled between the supply node and a control node of the first transistor; and a fifth transistor coupled between the control node of the fourth transistor and the output of the charge pump and, having a control node coupled to the supply node; wherein the second end of the first capacitor can be charged to an input voltagType: GrantFiled: November 16, 2005Date of Patent: June 10, 2008Assignee: Texas Instruments IncorporatedInventors: Devrim Y. Aksin, Mohammad A. Al-Shyoukh
-
Patent number: 7274916Abstract: A differential signal receiver and method is disclosed. One embodiment relates to a receiver for receiving a differential signal. The receiver includes a first voltage-to-current converter that converts the voltage received at a first input to a first current, and a second voltage-to-current converter that converts a voltage signal received at a second input to a second current. A current subtractor provides a difference current of the first and second currents that is indicative of the differential signal.Type: GrantFiled: July 23, 2004Date of Patent: September 25, 2007Assignee: Texas Instruments IncorporatedInventors: Mohammad A. Al-Shyoukh, Narasimhan R. Trichy
-
Publication number: 20070216383Abstract: A low drop-out voltage regulator having soft-start. A low drop-out regulator circuit is provided having an input node, an output node, a power FET connected by a source and drain between the input node and the output node, and a feedback circuit having an output connected and providing a control signal to a gate of the power FET. A current limit circuit is configured to control the power FET to limit the current through it when the voltage across a controllable sense resistor connected to conduct a current representing the current through the power FET exceeds a predetermined limit value. At start-up, control unit provides a control signal to the controllable resistor to cause the resistance value of the controllable resistor to decrease incrementally in value at respective predetermined incremental times during a predetermined time interval.Type: ApplicationFiled: March 7, 2007Publication date: September 20, 2007Applicant: TEXAS INSTRUMENTS, INCORPORATEDInventors: Mohammad A. Al-Shyoukh, Marcus M. Martins, Devrim Yilmaz Aksin
-
Patent number: 7253675Abstract: The bootstrapping circuit capable of sampling inputs beyond supply voltage includes: a bootstrapped switch MN20 coupled between an input node and an output node; a first transistor MP13 having a first end coupled to a control node of the bootstrapped switch MN20; a clock bootstrapped capacitor C13 having a first end coupled to a second end of the first transistor MP13; a second transistor MN27 coupled between the first end of the first transistor MP13 and a supply node, and having a control node coupled to a first clock signal node PHI; a third transistor MN26 coupled between the second end of the first transistor MP13 and the supply node; a charge pump having a first output coupled to a control node of the third transistor MN26; a level shifter having a first output coupled to a second end of the clock bootstrapped capacitor C13; a fourth transistor MN25 coupled between the supply node and a control node of the first transistor MP13, and having a control node coupled to a second output of the charge pump; aType: GrantFiled: June 22, 2005Date of Patent: August 7, 2007Assignee: Texas Instruments IncorporatedInventors: Devrim Y. Aksin, Mohammad A. Al-Shyoukh
-
Patent number: 7233275Abstract: An analog-to-digital converter device capable of measuring inputs beyond a supply voltage including: an N bit analog-to-digital converter powered by a supply voltage and a reference voltage; a range resolution stage capable of receiving inputs at higher voltages than the supply voltage, providing an input to the analog-to-digital converter, and outputting a logic value of one for the N+1th bit in response to an input signal higher than the reference voltage; and a bootstrapped input multiplexer stage for connecting low voltage input signals directly to the analog-to-digital converter and for connecting input signals that can exceed the supply voltage to the range resolution stage.Type: GrantFiled: November 16, 2005Date of Patent: June 19, 2007Assignee: Texas Instruments IncorporatedInventors: Devrim Y. Aksin, Mohammad A. Al-Shyoukh
-
Patent number: 7215202Abstract: One embodiment of the present invention may include a programmable gain amplifier comprising an input multiplexer operative to sequentially select input signals for amplification. The input signals may be chosen from a plurality of input signals based on a selection signal. The programmable gain amplifier may include at least one amplifier gain stage operative to apply a variable gain amount to a selected input signal. The programmable gain amplifier may further include a gain mapping component that controls the variable gain amount for each of the selected input signals.Type: GrantFiled: February 25, 2005Date of Patent: May 8, 2007Assignee: Texas Instruments IncorporatedInventors: Mohammad A. Al-Shyoukh, Alexander Teutsch
-
Patent number: 7199621Abstract: The low AC impedance input stage circuit for fast startup applications includes: a first transistor coupled between a first input node and a first output node; a second transistor coupled between a second input node and a second output node, and having a control node coupled to a control node of the first transistor; a third transistor coupled to the first input node and having a control node coupled to the control node of the first transistor; a fourth transistor coupled to the second input node and having a control node coupled to the control node of the third transistor; a first blocking device coupled between the third transistor and a first current source; a second blocking device coupled between the fourth transistor and the first current source; and a bias device coupled between the first current source and the control node of the first transistor.Type: GrantFiled: January 3, 2006Date of Patent: April 3, 2007Assignee: Texas Instruments IncorporatedInventors: Mohammad A. Al-Shyoukh, Raul A. Perez
-
Patent number: 7176742Abstract: A bootstrapping circuit capable of sampling inputs beyond a supply voltage which includes a bootstrapped switch coupled between an input node and an output node, a first transistor having a first end coupled to a control node of the bootstrapped switch, a first capacitor having a first end coupled to a second end of the first transistor, a second transistor coupled between the first end of the first transistor and a supply node, and having a control node coupled to a first clock signal node, a third transistor coupled between the second end of the first transistor and the supply node, a charge pump having an output coupled to a control node of the third transistor, a level shifter having an output coupled to a second end of the first capacitor, a fourth transistor cross-coupled with, the first transistor, a fifth transistor having a second end coupled to the first end of the fourth transistor, and having a control node coupled to the output of the level shifter, and a sixth transistor coupled between the firsType: GrantFiled: June 27, 2005Date of Patent: February 13, 2007Assignee: Texas Instruments IncorporatedInventors: Devrim Y. Aksin, Mohammad A. Al-Shyoukh
-
Publication number: 20060202736Abstract: The bootstrapped switch for sampling inputs with a signal range greater than supply voltage includes: a bootstrapped switch coupled between an input node and an output node; a first transistor having a first end coupled to a control node of the bootstrapped switch, and having a backgate coupled to a second end of the first transistor; a first capacitor having a first end coupled to a second end of the first transistor; a second transistor coupled between the first end of the first transistor and a supply node, and having a control node coupled to a first clock signal node; a third transistor coupled between the second end of the first transistor and the supply node; a charge pump having an output coupled to a control node of the third transistor; a level shifter having a first output coupled to a second end of the first capacitor; a fourth transistor coupled between the supply node and a control node of the first transistor; a fifth transistor having a first end coupled to a control node of the fourth transisType: ApplicationFiled: November 16, 2005Publication date: September 14, 2006Inventors: Devrim Aksin, Mohammad Al-Shyoukh
-
Publication number: 20060202735Abstract: The bootstrapping circuit capable of sampling inputs beyond supply voltage includes: a bootstrapped switch coupled between an input node and an output node; a first transistor having a first end coupled to a control node of the bootstrapped switch, and having a backgate coupled to the second end of the first transistor; a first capacitor having a first end coupled to a second end of the first transistor; a second transistor coupled between the first end of the first transistor and a supply node, and having a control node coupled to a first clock signal node; a third transistor coupled between the second end of the first transistor and the supply node; a charge pump having an output coupled to a control node of the third transistor; a level shifter having an output coupled to a second end of the first capacitor; a fourth transistor cross coupled with the first transistor, and having a backgate coupled to the second end of the fourth transistor; a fifth transistor having a second end coupled to the first end ofType: ApplicationFiled: June 27, 2005Publication date: September 14, 2006Inventors: Devrim Aksin, Mohammad Al-Shyoukh
-
Publication number: 20060202879Abstract: An analog-to-digital converter device capable of measuring inputs beyond a supply voltage including: an N bit analog-to-digital converter powered by a supply voltage and a reference voltage; a range resolution stage capable of receiving inputs at higher voltages than the supply voltage, providing an input to the analog-to-digital converter, and outputting a logic value of one for the N+1th bit in response to an input signal higher than the reference voltage; and a bootstrapped input multiplexer stage for connecting low voltage input signals directly to the analog-to-digital converter and for connecting input signals that can exceed the supply voltage to the range resolution stage.Type: ApplicationFiled: November 16, 2005Publication date: September 14, 2006Inventors: Devrim Aksin, Mohammad Al-Shyoukh
-
Publication number: 20060202742Abstract: The bootstrapping circuit capable of sampling inputs beyond supply voltage includes: a bootstrapped switch MN20 coupled between an input node and an output node; a first transistor MP13 having a first end coupled to a control node of the bootstrapped switch MN20; a clock bootstrapped capacitor C13 having a first end coupled to a second end of the first transistor MP13; a second transistor MN27 coupled between the first end of the first transistor MP13 and a supply node, and having a control node coupled to a first clock signal node PHI; a third transistor MN26 coupled between the second end of the first transistor MP13 and the supply node; a charge pump having a first output coupled to a control node of the third transistor MN26; a level shifter having a first output coupled to a second end of the clock bootstrapped capacitor C13; a fourth transistor MN25 coupled between the supply node and a control node of the first transistor MP13, and having a control node coupled to a second output of the charge pump; aType: ApplicationFiled: June 22, 2005Publication date: September 14, 2006Inventors: Devrim Aksin, Mohammad Al-Shyoukh
-
Publication number: 20060192618Abstract: One embodiment of the present invention may include a programmable gain amplifier comprising an input multiplexer operative to sequentially select input signals for amplification. The input signals may be chosen from a plurality of input signals based on a selection signal. The programmable gain amplifier may include at least one amplifier gain stage operative to apply a variable gain amount to a selected input signal. The programmable gain amplifier may further include a gain mapping component that controls the variable gain amount for each of the selected input signals.Type: ApplicationFiled: February 25, 2005Publication date: August 31, 2006Inventors: Mohammad Al-Shyoukh, Alexander Teutsch
-
Publication number: 20060019619Abstract: A differential signal receiver and method is disclosed. One embodiment relates to a receiver for receiving a differential signal. The receiver includes a first voltage-to-current converter that converts the voltage received at a first input to a first current, and a second voltage-to-current converter that converts a voltage signal received at a second input to a second current. A current subtractor provides a difference current of the first and second currents that is indicative of the differential signal.Type: ApplicationFiled: July 23, 2004Publication date: January 26, 2006Inventors: Mohammad Al-Shyoukh, Narasimhan Trichy
-
Publication number: 20050289379Abstract: Systems and methods are provided for providing precision timing signals. A first register bank, driven by a first clock signal, provides a first delay along a first signal path. A second register bank, driven by a second clock signal related to the first clock signal, provides a second delay along a second signal path. A system control controls at least one of the first and second banks of registers to control the first and second delays, as to provide a desired skew between the output of the first signal path and the second signal path.Type: ApplicationFiled: June 28, 2004Publication date: December 29, 2005Inventors: Alexander Teutsch, Mohammad Al-Shyoukh, Nicole Cunningham