Patents by Inventor Naoya Inoue
Naoya Inoue has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170278786Abstract: A semiconductor device includes a first lower line and a second lower line on a substrate, the first and second lower lines extending in a first direction, being adjacent to each other, and being spaced apart along a second direction, orthogonal the first direction, an airgap between the first and second lower lines and spaced therefrom along the second direction, a first insulating spacer on a side wall of the first lower line facing the second lower line, wherein a distance from the first airgap to the first lower line along the second direction is equal to or greater than an overlay specification of a design rule of the semiconductor device, and a second insulating spacer between the airgap and the second lower line.Type: ApplicationFiled: March 21, 2017Publication date: September 28, 2017Inventors: Naoya INOUE, Dong Won KIM, Young Woo CHO, Ji Won KANG, Song Yi HAN
-
Patent number: 9754816Abstract: The method of manufacturing a semiconductor device, including preparing a semiconductor substrate, forming a first insulating layer over said semiconductor substrate, forming first grooves in the first insulating film, forming a gate electrode and a first interconnect in the first grooves, respectively, forming a gate insulating film over the gate electrode, forming a semiconductor layer over the gate insulating, forming a second insulating layer over the semiconductor layer and the first insulating film, forming a via in the second insulating layer, and forming a second interconnect such that the second interconnect is connected to the semiconductor layer through the via. The gate electrode, the first interconnect and the second interconnect are formed by Cu or Cu alloy, respectively.Type: GrantFiled: March 31, 2016Date of Patent: September 5, 2017Assignee: Renesas Electronics CorporationInventors: Yoshihiro Hayashi, Naoya Inoue, Kishou Kaneko
-
Publication number: 20170062962Abstract: A connector is provided which has a housing, an actuator, and a plurality of primary terminals. The housing has an insertion passage for insertion of a flat cable from the front end. The actuator has a pressure-applying portion, and an engaging portion pushed upwards by the end portion of the flat cable as the flat cable is being inserted. Each of the primary terminals has an upper beam positioned above the insertion passage. Each upper beam has a contact portion for making contact with the flat cable, and a receiving portion positioned in front of the contact portion and arranged above the pressure-applying portion. The receiving portion makes contact with and is pushed upward by the pressure-applying portion when the engaging portion is pushed upward by the end portion of the flat cable.Type: ApplicationFiled: July 22, 2016Publication date: March 2, 2017Applicant: Molex, LLCInventors: Hideyo TAGAMI, Naoya INOUE
-
Semiconductor device with electro-static discharge protection device above semiconductor device area
Patent number: 9530769Abstract: A semiconductor device includes a semiconductor substrate on which a semiconductor device is formed; first and second pads; a first insulating film which is formed above the semiconductor substrate; a plurality of wiring lines which are embedded in ditches provided in the first insulating film; a second insulating film provided to cover the first insulating film and the plurality of wiring lines; a semiconductor layer formed on the second insulating film; a source electrode connected with the semiconductor layer; and a drain electrode connected with the semiconductor layer. The plurality of wiring lines includes a gate electrode provided in a position which is opposite to the semiconductor layer. The semiconductor layer, the source electrode, the drain electrode and the gate electrode configure an ESD protection device to discharge a current by ESD surge from the first pad to the second pad.Type: GrantFiled: January 14, 2016Date of Patent: December 27, 2016Assignee: Renesas Electronics CorporationInventors: Kishou Kaneko, Naoya Inoue, Yoshihiro Hayashi -
Patent number: 9509657Abstract: An information processing apparatus includes a receiving unit configured to receive request data to an application via a global network allocated to the information processing apparatus, the request data including a global address specified as a destination address; a determination unit configured to determine, based on the request data, whether the application is to be executed by another apparatus connected via a private network and allocated with a private address; a change unit configured to change the destination address in the request data from the global address of the information processing apparatus to the private address of the another apparatus when the determination unit determines that the application is to be executed by the another apparatus; and a transmission unit configured to transfer, to the another apparatus, the request data including the private address of the another apparatus as the destination address.Type: GrantFiled: March 12, 2014Date of Patent: November 29, 2016Assignee: Ricoh Company, Ltd.Inventor: Naoya Inoue
-
Publication number: 20160240625Abstract: The present invention makes it possible to lower the on resistance of a semiconductor element without hindering the function of a diffusion prevention film in a semiconductor device having the semiconductor element that uses a wire in a wiring layer as a gate electrode and has a gate insulation film in an identical layer to the diffusion prevention film. A first wire and a gate electrode are embedded into the surface layer of an insulation layer comprising a first wiring layer. A diffusion prevention film is formed between the first wiring layer and a second wiring layer. A gate insulation film is formed by: forming a recess over the upper face of the diffusion prevention film in the region overlapping with the gate electrode and around the region; and thinning the part.Type: ApplicationFiled: April 27, 2016Publication date: August 18, 2016Inventors: Naoya INOUE, Kishou KANEKO, Yoshihiro HAYASHI
-
Patent number: 9403555Abstract: A selection track setting section in a driving route generation device determines as a selected track a track of a preceding vehicle when a detection section and a track generation section detects a track of the preceding vehicle which is running on the same driving lane of a host vehicle. A candidate track selection section outputs as a candidate track one of tracks of front vehicles, detected by the detection section and the track generation section, other than the track of the preceding vehicle. A switching selection section switches as the selected track from the track of the preceding vehicle to the candidate track when a detection of the track of the preceding vehicle is interrupted during a predetermined detection period. An estimate route generation section generates an estimated driving route of the host vehicle on the bass of the selected track.Type: GrantFiled: December 18, 2013Date of Patent: August 2, 2016Assignee: DENSO CORPORATIONInventors: Yusuke Ueda, Tomohiko Tsuruta, Takeshi Hatoh, Takayuki Kondoh, Naoya Inoue
-
Publication number: 20160211173Abstract: The method of manufacturing a semiconductor device, including preparing a semiconductor substrate, forming a first insulating layer over said semiconductor substrate, forming first grooves in the first insulating film, forming a gate electrode and a first interconnect in the first grooves, respectively, forming a gate insulating film over the gate electrode, forming a semiconductor layer over the gate insulating, forming a second insulating layer over the semiconductor layer and the first insulating film, forming a via in the second insulating layer, and forming a second interconnect such that the second interconnect is connected to the semiconductor layer through the via. The gate electrode, the first interconnect and the second interconnect are formed by Cu or Cu alloy, respectively.Type: ApplicationFiled: March 31, 2016Publication date: July 21, 2016Inventors: Yoshihiro Hayashi, Naoya INOUE, Kishou KANEKO
-
Patent number: 9373679Abstract: A semiconductor device production method includes forming a transition metal film, irradiating a surface of the transition metal film with a mono-silane gas to form a silicon-containing transition metal film, and oxidizing the silicon-containing transition metal film by an oxygen plasma treatment, thereby forming a transition metal silicate film.Type: GrantFiled: August 1, 2014Date of Patent: June 21, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Ippei Kume, Naoya Inoue, Yoshihiro Hayashi
-
SEMICONDUCTOR DEVICE WITH ELECTRO-STATIC DISCHARGE PROTECTION DEVICE ABOVE SEMICONDUCTOR DEVICE AREA
Publication number: 20160172354Abstract: A semiconductor device includes a semiconductor substrate on which a semiconductor device is formed; first and second pads; a first insulating film which is formed above the semiconductor substrate; a plurality of wiring lines which are embedded in ditches provided in the first insulating film; a second insulating film provided to cover the first insulating film and the plurality of wiring lines; a semiconductor layer formed on the second insulating film; a source electrode connected with the semiconductor layer; and a drain electrode connected with the semiconductor layer. The plurality of wiring lines includes a gate electrode provided in a position which is opposite to the semiconductor layer. The semiconductor layer, the source electrode, the drain electrode and the gate electrode configure an ESD protection device to discharge a current by ESD surge from the first pad to the second pad.Type: ApplicationFiled: January 14, 2016Publication date: June 16, 2016Applicant: Renesas Electronics CorporationInventors: Kishou KANEKO, Naoya INOUE, Yoshihiro HAYASHI -
Patent number: 9368403Abstract: The performances of semiconductor elements disposed in a multilayer wiring layer are improved. A semiconductor device includes: a first wire disposed in a first wiring layer; a second wire disposed in a second wiring layer stacked over the first wiring layer; a gate electrode arranged between the first wire and the second wire in the direction of stacking of the first wiring layer and the second wiring layer, and not coupled with the first wire and the second wire; a gate insulation film disposed over the side surface of the gate electrode; and a semiconductor layer disposed over the side surface of the gate electrode via the gate insulation film, and coupled with the first wire and the second wire.Type: GrantFiled: March 25, 2015Date of Patent: June 14, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroshi Sunamura, Naoya Inoue, Kishou Kaneko
-
Patent number: 9362318Abstract: An interlayer insulating film is formed. Then a first gate electrode and a second gate electrode are buried in the interlayer insulating film. Then, an anti-diffusion film is formed over the interlayer insulating film, over the first gate electrode, and over the second gate electrode. Then, a first semiconductor layer is formed over the anti-diffusion film which is present over the first gate electrode. Then, an insulating cover film is formed over the upper surface and on the lateral side of the first semiconductor layer and over the anti-diffusion film. Then, a semiconductor film is formed over the insulating cover film. Then, the semiconductor film is removed selectively to leave a portion positioned over the second gate electrode, thereby forming a second semiconductor layer.Type: GrantFiled: February 27, 2015Date of Patent: June 7, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Kishou Kaneko, Naoya Inoue, Yoshihiro Hayashi
-
Patent number: 9349844Abstract: The present invention makes it possible to lower the on resistance of a semiconductor element without hindering the function of a diffusion prevention film in a semiconductor device having the semiconductor element that uses a wire in a wiring layer as a gate electrode and has a gate insulation film in an identical layer to the diffusion prevention film. A first wire and a gate electrode are embedded into the surface layer of an insulation layer comprising a first wiring layer. A diffusion prevention film is formed between the first wiring layer and a second wiring layer. A gate insulation film is formed by: forming a recess over the upper face of the diffusion prevention film in the region overlapping with the gate electrode and around the region; and thinning the part.Type: GrantFiled: October 29, 2014Date of Patent: May 24, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Naoya Inoue, Kishou Kaneko, Yoshihiro Hayashi
-
Patent number: 9337187Abstract: A semiconductor device includes a logic circuit and an active element circuit. The logic circuit is provided with semiconductor elements formed in a semiconductor substrate. The active element circuit is provided with transistors formed using semiconductor layers formed over a diffusion insulating film formed above a semiconductor substrate. The active element circuit is controlled by the logic circuit.Type: GrantFiled: April 6, 2015Date of Patent: May 10, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Kishou Kaneko, Naoya Inoue, Yoshihiro Hayashi
-
Patent number: 9337093Abstract: The semiconductor device includes an insulating film that is formed using a cyclic siloxane having a six-membered ring structure as a raw material; a trench that is formed in the insulating film; and a interconnect that is configured by a metal film embedded in the trench. In the semiconductor device, a modified layer is formed on a bottom surface of the trench, in which the number of carbon atoms and/or the number of nitrogen atoms per unit volume is larger than that inside the insulating film.Type: GrantFiled: July 14, 2011Date of Patent: May 10, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Daisuke Oshida, Ippei Kume, Makoto Ueki, Manabu Iguchi, Naoya Inoue, Takuya Maruyama, Toshiji Taiji, Hirokazu Katsuyama
-
Patent number: 9318330Abstract: A method for forming a semiconductor device that includes a SiARC layer formed over a photoresist film which is formed over spacer portions which are formed on a spacer assist layer which is formed over a hard mask layer. The SiARC layer has an etch rate substantially similar to the etch rate of the spacer assist layer. The photoresist layer and the SiARC layer are removed from a first region to expose the spacer portions and the spacer assist layer. The SiARC layer in the second region and the exposed spacer assist layer in the first region are simultaneously etched leaving remaining spacer portions and remaining spacer assist layer portions. A part of the hard mask layer is etched to form hard mask portions in the first region using the remaining spacer portions and the remaining spacer assist layer portions as an etching mask.Type: GrantFiled: December 26, 2013Date of Patent: April 19, 2016Assignee: Renesas Electronics CorporationInventors: Masayoshi Tagami, Naoya Inoue
-
Patent number: 9312394Abstract: A semiconductor device including a semiconductor substrate, a first insulating layer formed over said semiconductor substrate, first grooves formed in said first insulating layer, a gate electrode and a first interconnect filled in said first grooves, respectively, a gate insulating film formed over said gate electrode, a semiconductor layer formed over said gate insulating, a second insulating layer formed over said semiconductor layer and said first insulating film, a via formed in said second insulating layer and connected to said semiconductor layer, a second groove formed in said second insulating layer, and a second interconnect filled in said second groove, formed over said via and connected to said via.Type: GrantFiled: June 19, 2015Date of Patent: April 12, 2016Assignee: Renesas Electronics CorporationInventors: Yoshihiro Hayashi, Naoya Inoue, Kishou Kaneko
-
Semiconductor device with electro-static discharge protection device above semiconductor device area
Patent number: 9263399Abstract: A semiconductor device includes a semiconductor substrate on which a semiconductor device is formed; first and second pads; a first insulating film which is formed above the semiconductor substrate; a plurality of wiring lines which are embedded in ditches provided in the first insulating film; a second insulating film provided to cover the first insulating film and the plurality of wiring lines; a semiconductor layer formed on the second insulating film; a source electrode connected with the semiconductor layer; and a drain electrode connected with the semiconductor layer. The plurality of wiring lines includes a gate electrode provided in a position which is opposite to the semiconductor layer. The semiconductor layer, the source electrode, the drain electrode and the gate electrode configure an ESD protection device to discharge a current by ESD surge from the first pad to the second pad.Type: GrantFiled: March 6, 2012Date of Patent: February 16, 2016Assignee: Renesas Electronics CorporationInventors: Kishou Kaneko, Naoya Inoue, Yoshihiro Hayashi -
Patent number: 9257435Abstract: A semiconductor device includes: a multilayer wiring layer located over a substrate and in which multiple wiring layers configured by a wiring and an insulating layer are stacked; a memory circuit which is formed in a memory circuit region in the substrate and has a capacitance element embedded in a concave part located in the multilayer wiring layer; a logic circuit which is formed in a logic circuit region in the substrate; an upper part coupling wiring which is stacked over the capacitance element configured by a lower part electrode, a capacitor insulating film and an upper part electrode; and a cap layer which is formed on the upper surface of the wiring configuring the logic circuit. The upper surface of the upper part coupling wiring and the upper surface of the cap film are provided on the same plane.Type: GrantFiled: October 16, 2014Date of Patent: February 9, 2016Assignee: Renesas Electronics CorporationInventors: Kenzo Manabe, Naoya Inoue, Kenichiro Hijioka, Yoshihiro Hayashi
-
Publication number: 20150371945Abstract: A semiconductor device includes a substrate, an interlayer insulation layer, first transistors, a multilayered interconnect layer, capacitance devices, metal interconnects, and first contacts. Interlayer insulation films are disposed over the substrate. The first transistors are disposed to the substrate and buried in the interlayer insulation layer. The first transistor has at least a gate electrode and a diffusion electrode. A multilayered interconnect layer is disposed over the interlayer insulation film. The capacitance devices are disposed in the multilayered interconnect layer. The metal interconnect is in contact with the upper surface of the gate electrode and buried in the interlayer insulation layer. The first contact is coupled to the diffusion layer of the first transistor and buried in the interlayer insulation layer. The metal interconnect includes a material identical with that of the first contact.Type: ApplicationFiled: September 2, 2015Publication date: December 24, 2015Applicant: Renesas Electronics CorporationInventors: Kenichiro HIJIOKA, Naoya INOUE, Yoshihiro HAYASHI