Patents by Inventor Paul Kimelman
Paul Kimelman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070079093Abstract: A data processing system is provided with a programmable memory protection unit 10 defining a plurality of programmable memory regions 2, 4, 6, 8 each with associated programmable memory attributes. A default memory protection unit 22 is provided and defines a plurality of default memory regions a, b, c, d, e each with associated default memory attributes. If a miss occurs in the programmable memory protection unit 10, and the memory access is a privileged level memory access, then the default memory protection unit 22 will return default memory attributes for that memory request.Type: ApplicationFiled: October 4, 2005Publication date: April 5, 2007Applicant: ARM LimitedInventors: Simon Axford, Simon Craske, Paul Kimelman
-
Patent number: 7197680Abstract: An integrated circuit including diagnostic circuitry having serial scan chains or debug bus access circuits for establishing communication using an interface circuit coupled with a bi-directional serial link to an external diagnostic device. The bi-directional serial link carries both data and control signals. The serial protocol provides for a pacing signal for indicating to the external diagnostic device when it is ready to receive more data and/or when it has completed a particular diagnostic operation. This provides a self-pacing ability. A training signal generated by the external diagnostic device is detected by the interface circuit on initialization and used to derive sampling point timings.Type: GrantFiled: April 17, 2003Date of Patent: March 27, 2007Assignee: ARM LimitedInventors: Paul Kimelman, Ian Field
-
Publication number: 20070016710Abstract: An interrupt controller and method are provided for handling interrupt requests generated by a plurality of interrupt sources. Th interrupt controller comprises pend logic for receiving interrupt requests generated by the plurality of interrupt sources, and for each interrupt request determining whether to accept that interrupt request for handling by the interrupt controller. Interrupt handling logic then selects an interrupt request from amongst those interrupt requests accepted by the pend logic, and generates an indication of the interrupt routine to be executed by a processor to process that interrupt request. The pend logic is arranged, for each of the interrupt sources, to detect a transition of the associated interrupt request from an unset state to a set state, and to accept the interrupt request upon such detection.Type: ApplicationFiled: July 12, 2005Publication date: January 18, 2007Applicant: ARM LimitedInventors: Paul Kimelman, Gary Campbell, Simon Axford, Ian Field
-
Patent number: 7152186Abstract: A data processing apparatus controls cross-triggering of diagnostic processes on a plurality of processing devices. The data processing apparatus comprises a routing module having a plurality of broadcast channels, one or more of the broadcast channels being operable to indicate the occurrence of a diagnostic event on one or more of the plurality of processing devices. The data processing apparatus also comprises an mapping module associated with a corresponding processing device. The interface module programmably asserts diagnostic event signals from the associated processing device to one or more of the plurality of broadcast channels and programmably retrieves diagnostic events signals from processing devices other than the associated processing device from one or more of the plurality of broadcast channels. The retrieved diagnostic event data is used to facilitate triggering of a diagnostic process on the associated processing device in dependence upon said retrieved diagnostic event data.Type: GrantFiled: August 4, 2003Date of Patent: December 19, 2006Assignee: ARM LimitedInventors: Cédric Airaud, Nicholas Esca Smith, Paul Kimelman, Ian Field, Man Cheung Joseph Yiu, David Francis McHale, Andrew Brookfield Swaine
-
Publication number: 20060242501Abstract: An integrated circuit is provided with diagnostic circuitry, such as serial scan chains or debug bus access circuits, with which communication is established using an interface circuit coupled with a bi-directional serial link to an external diagnostic device. The bi-directional serial link carries both data and control signals.Type: ApplicationFiled: January 31, 2006Publication date: October 26, 2006Applicant: ARM LimitedInventors: Paul Kimelman, Edmond Ashfield, Thomas Houlihane, Ian Field
-
Patent number: 7124261Abstract: A data processing system 2 has a base data address region 24 and a bit-band data address region 28. Memory accesses to the bit-band data address region 28 are converted into memory accesses to the base data address region 24. In the process of this conversion specific bits within the base data address region 24 are picked out for access whether that be via a read-modify-write operation or a masked read operation as appropriate. In this way, bit access is provided to data values within the base data address region 24 by addressing specific address locations within the bit-band data address region 28.Type: GrantFiled: February 9, 2004Date of Patent: October 17, 2006Assignee: ARM LimitedInventors: Paul Kimelman, Ian Field
-
Publication number: 20060224866Abstract: Following execution of a subroutine, a return instruction is executed having an address as an input operand thereto. This input operand is compared with one or more predetermined values to detect a match and the return instruction response is selected in dependence upon whether or not a match is detected. Thus, the return address value can be used to invoke differing return instruction responses, such as an exception return response or a procedure return response. The one or more predetermined addresses may be conveniently allocated to the highest memory addresses within the memory map.Type: ApplicationFiled: March 30, 2005Publication date: October 5, 2006Applicant: ARM LimitedInventors: Richard Grisenthwaite, Paul Kimelman, David Seal
-
Patent number: 7080178Abstract: A data processing system nested interrupt controller 24 responsive to priority level values 28, 30 associated with respective interrupt handling programs to control the execution of those interrupt handling programs. The priority level values have a first portion 28 which controls whether or not a pending interrupt handling program will pre-empt an already active interrupt handling program and a second portion 30 which controls which of a plurality of pending interrupt handling programs will be executed next when they share the same value for the first portion of their priority level value.Type: GrantFiled: February 9, 2004Date of Patent: July 18, 2006Assignee: ARM LimitedInventors: Paul Kimelman, Ian Field
-
Publication number: 20060149911Abstract: A data processor (100) has a memory operable to store data values; a memory protection unit (130) operable to associate memory attributes with portions of said memory and to identify a plurality of memory regions corresponding to respective address ranges of said memory. The memory protection unit is operable to associate with at least one of the plurality of memory regions (150) a respective memory region specifier comprising an attributes field (230) for defining a set of memory attributes associated with said memory region and a sub-region field (240) for holding a sub-region membership value. The sub-region membership value specifies, for each of a plurality of sub-regions of the memory region, whether respective sub-regions (160-1 to 160-8) are member sub-regions or non-member sub-regions such that said memory attributes are applied to said member sub-regions but are not applied to said non-member sub-regions.Type: ApplicationFiled: January 4, 2005Publication date: July 6, 2006Applicant: ARM LimitedInventors: Paul Kimelman, Richard Grisenthwaite, David Seal
-
Patent number: 7068545Abstract: A data processor (100) has a memory operable to store data values; a memory protection unit (130) operable to associate memory attributes with portions of said memory and to identify a plurality of memory regions corresponding to respective address ranges of said memory. The memory protection unit is operable to associate with at least one of the plurality of memory regions (150) a respective memory region specifier comprising an attributes field (230) for defining a set of memory attributes associated with said memory region and a sub-region field (240) for holding a sub-region membership value. The sub-region membership value specifies, for each of a plurality of sub-regions of the memory region, whether respective sub-regions (160-1 to 160-8) are member sub-regions or non-member sub-regions such that said memory attributes are applied to said member sub-regions but are not applied to said non-member sub-regions.Type: GrantFiled: January 4, 2005Date of Patent: June 27, 2006Assignee: ARM LimitedInventors: Paul Kimelman, Richard Roy Grisenthwaite, David James Seal
-
Publication number: 20050268001Abstract: A data processing apparatus and method are provided for managing polling loops. The data processing apparatus comprises a main processing unit and a subsidiary processing unit operable to perform a task on behalf of the main processing unit. The subsidiary processing unit is operable to set a completion field when the task has been completed and the main processing unit is operable to poll the completion field in order to determine whether the task has been completed. If on polling the completion field a threshold number of times the main processing unit determines that the task has not been completed, the main processing unit is operable to enter a power saving mode. The subsidiary processing unit is operable, when the task has been completed, to cause a notification to be issued on a path interconnecting the main processing unit and the subsidiary processing unit. The main processing unit is arranged, upon receipt of the notification to exit the power saving mode.Type: ApplicationFiled: January 11, 2005Publication date: December 1, 2005Applicant: ARM LIMITEDInventors: Paul Kimelman, Richard Grisenthwaite
-
Publication number: 20050257089Abstract: The present invention provides a breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus. The breakpoint logic unit comprises a value storage operable to store data indicative of a selected value for an operational characteristic of the data processing apparatus, and comparator logic operable to compare the selected value with a value of the operational characteristic as generated by the data processing apparatus. The comparator logic then generates at least one result signal indicative of a match between that value and the selected value.Type: ApplicationFiled: April 30, 2004Publication date: November 17, 2005Applicant: ARM LIMITEDInventors: Michael Williams, Paul Kimelman, Jon Rijk
-
Publication number: 20050246585Abstract: A data processing system 2 is described having a central processing unit 4 and a diagnostic mechanism 10. The central processing unit 4 is switchable into a power-down mode from which it may resume into a normal operation mode. When the central processing unit 4 resumes into the normal operation mode, execution of program instructions is inhibited by the diagnostic mechanism 10 to allow the diagnostic mechanism to be appropriately programmed such that the immediate power-up code and operations can be properly diagnosed. The requirement to prevent program instruction execution on power-up is programmed by writing to a latch 16 within the diagnostic mechanism 10 prior to the power-down. The prevention of program execution may be achieved, for example, by generation of a halt request or by extending the time period for which the central processing unit 4 is held in reset following power-up.Type: ApplicationFiled: March 22, 2005Publication date: November 3, 2005Applicant: ARM LimitedInventors: Conrado Blasco Allue, Paul Kimelman, Andrew Swaine, Richard Grisenthwaite
-
Publication number: 20050210328Abstract: A data processing system 2 is described having a central processing unit 4 and a diagnostic mechanism 10. The central processing unit 4 is switchable into a power-down mode from which it may resume into a normal operation mode. When the central processing unit 4 resumes into the normal operation mode, execution of program instructions is inhibited by the diagnostic mechanism 10 to allow the diagnostic mechanism to be appropriately programmed such that the immediate power-up code and operations can be properly diagnosed. The requirement to prevent program instruction execution on power-up is programmed by writing to a latch 16 within the diagnostic mechanism 10 prior to the power-down. The prevention of program execution may be achieved, for example, by generation of a halt request or by extending the time period for which the central processing unit 4 is held in reset following power-up.Type: ApplicationFiled: March 16, 2004Publication date: September 22, 2005Applicant: ARM LIMITEDInventors: Conrado Allue, Paul Kimelman, Andrew Swaine, Richard Grisenthwaite
-
Publication number: 20050210327Abstract: Within a system-on-chip device 2 having multiple processing circuits 4, 6, 8, one processing circuit 4 may serve to perform diagnostic operations upon another processing circuit 8 by accessing diagnostic data relating to that other circuit. Thus, one processor may, for example, control and perform halting mode type diagnostic or code profiling upon another.Type: ApplicationFiled: March 16, 2004Publication date: September 22, 2005Applicant: ARM LIMITEDInventors: Conrado Allue, Paul Kimelman, Andrew Swaine, Michael Williams
-
Publication number: 20050210333Abstract: A system-on-chip integrated circuit 2 is provided with multiple data processing circuits 4, 6, 8 each with an associated diagnostic interface circuit 16, 18, 20 connected via a diagnostic transaction bus 14 to a diagnostic transaction master circuit 12. The diagnostic master transaction circuit 12 issues diagnostic transaction requests to the diagnostic interface circuits 16, 18, 20. If the associated data processing circuits 4, 6, 8 are powered-down, or otherwise non responsive, then the diagnostic interface circuit 16, 18, 20 returns a diagnostic bus transaction error signal to the diagnostic transaction master circuit 12. A sticky-bit latch 30 within each diagnostic interface circuit 16, 18, 20 serves to record a power-down event and force generation of the diagnostic bus transaction error signal until that sticky bit is cleared by the diagnostic mechanisms.Type: ApplicationFiled: March 16, 2004Publication date: September 22, 2005Applicant: ARM LIMITEDInventors: Conrado Allue, Paul Kimelman, Andrew Swaine, Richard Grisenthwaite
-
Publication number: 20050177668Abstract: A data processing system nested interrupt controller 24 responsive to priority level values 28, 30 associated with respective interrupt handling programs to control the execution of those interrupt handling programs. The priority level values have a first portion 28 which controls whether or not a pending interrupt handling program will pre-empt an already active interrupt handling program and a second portion 30 which controls which of a plurality of pending interrupt handling programs will be executed next when they share the same value for the first portion of their priority level value.Type: ApplicationFiled: February 9, 2004Publication date: August 11, 2005Applicant: ARM LIMITEDInventors: Paul Kimelman, Ian Field
-
Publication number: 20050177666Abstract: A data processing system 2 supporting interrupt handling is provided with an interrupt controller 24. The interrupt controller is responsive to save state data when interrupt processing is commenced by pre-emption of existing processing, whether that be background processing or another interrupt. If a further interrupt is required to be executed immediately after the interrupt which triggered the pre-emption, then the speed with which interrupt processing can be started is advantageously increased if that subsequent interrupt processing is performed without restoring and then resaving the original state data. The interrupts in this arrangement can be considered to be chained together without intervening save and restore operations.Type: ApplicationFiled: February 11, 2004Publication date: August 11, 2005Inventors: Paul Kimelman, Ian Field
-
Publication number: 20050177691Abstract: A data processing system 2 has a base data address region 24 and a bit-band data address region 28. Memory accesses to the bit-band data address region 28 are converted into memory accesses to the base data address region 24. In the process of this conversion specific bits within the base data address region 24 are picked out for access whether that be via a read-modify-write operation or a masked read operation as appropriate. In this way, bit access is provided to data values within the base data address region 24 by addressing specific address locations within the bit-band data address region 28.Type: ApplicationFiled: February 9, 2004Publication date: August 11, 2005Applicant: ARM LIMITEDInventors: Paul Kimelman, Ian Field
-
Publication number: 20050177667Abstract: A data processing system 2 having a nested interrupt controller 24 supports nested active interrupts. The priority levels associated with different interrupts are alterable (possibly programmable) whilst the system is running. In order to prevent problems associated with priority inversions within nested interrupts, the nested interrupt controller when considering whether a pending interrupt should pre-empt existing active interrupts, compares the priority of the pending interrupt with the highest priority of any of the currently active interrupts that are nested together.Type: ApplicationFiled: February 11, 2004Publication date: August 11, 2005Applicant: ARM LIMITEDInventors: Paul Kimelman, Ian Field, Richard Grisenthwaite