Patents by Inventor Ping Cheng
Ping Cheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11798836Abstract: A semiconductor isolation structure includes a silicon-on-insulator wafer, a first deep trench isolation structure and a second deep trench isolation structure. The silicon-on-insulator wafer includes a semiconductor substrate, a buried insulation layer disposed on the semiconductor substrate, and a semiconductor layer disposed on the buried insulation layer. The semiconductor layer has a functional region. The first deep trench isolation structure penetrates the semiconductor layer and the buried insulation layer, and surrounds the functional region. The second deep trench isolation structure penetrates semiconductor layer and the buried insulation layer, and surrounds the first deep trench isolation structure.Type: GrantFiled: June 17, 2021Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Yu Yang, Po-Wei Liu, Yun-Chi Wu, Yu-Wen Tseng, Chia-Ta Hsieh, Ping-Cheng Li, Tsung-Hua Yang, Yu-Chun Chang
-
Publication number: 20230326125Abstract: An image processing system for converting 2D images into 3D model includes a selecting model, an asset importing module, a converting module and a model generating module. The selecting model receives a category selecting instruction to select an object category and receives a template selecting instruction to select an object template corresponding to the object category. The asset importing module receives a plurality of 2D views of a target object in different view angles. The converting module projects the 2D views to the object template to generate a projected image. The model generating module amends the projected image to generate a 3D model.Type: ApplicationFiled: August 10, 2022Publication date: October 12, 2023Applicant: SPEED 3D Inc.Inventors: Li-Chuan Chiu, Jui-Chun Chung, Yi-Ping Cheng
-
Patent number: 11785770Abstract: Various embodiments of the present application are directed towards an integrated memory chip comprising a memory array with a strap-cell architecture that reduces the number of distinct strap-cell types and that reduces strap-line density. In some embodiments, the memory array is limited to three distinct types of strap cells: a source line/erase gate (SLEG) strap cell; a control gate/word line (CGWL) strap cell; and a word-line strap cell. The small number of distinct strap-cell types simplifies design of the memory array and further simplifies design of a corresponding interconnect structure. Further, in some embodiments, the three distinct strap-cell types electrically couple word lines, erase gates, and control gates to corresponding strap lines in different metallization layers of an interconnect structure. By spreading the strap lines amongst different metallization layers, strap-line density is reduced.Type: GrantFiled: December 12, 2022Date of Patent: October 10, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Tuo Huang, Ping-Cheng Li, Hung-Ling Shih, Po-Wei Liu, Yu-Ling Hsu, Yong-Shiuan Tsair, Chia-Sheng Lin, Shih Kuang Yang
-
Patent number: 11773668Abstract: A technique facilitates utilization of a running tool system for use with a tubing hanger deployed at a wellhead. The running tool system may comprise a running tool which may be coupled to a hanger. The running tool may include a first sleeve which may be coupled to the hanger for moving the hanger in an axial direction. According to an embodiment, the running tool also may include a second sleeve which may be coupled to an adjustable landing ring disposed about the hanger. The second sleeve may be used to rotate the adjustable landing ring so as to lock the hanger in position.Type: GrantFiled: September 25, 2019Date of Patent: October 3, 2023Assignee: CAMERON INTERNATIONAL CORPORATIONInventors: Haw Keat Lim, Choon Keat Lai, Yoon Keat Yong, Boon Hao Hee, Ping Cheng Lai
-
Publication number: 20230290411Abstract: Various embodiments of the present application are directed towards an integrated memory chip with an enhanced device-region layout for reduced leakage current and an enlarged word-line etch process window (e.g., enhanced word-line etch resiliency). In some embodiments, the integrated memory chip comprises a substrate, a control gate, a word line, and an isolation structure. The substrate comprises a first source/drain region. The control gate and the word line are on the substrate. The word line is between and borders the first source/drain region and the control gate and is elongated along a length of the word line. The isolation structure extends into the substrate and has a first isolation-structure sidewall. The first isolation-structure sidewall extends laterally along the length of the word line and underlies the word line.Type: ApplicationFiled: May 23, 2023Publication date: September 14, 2023Inventors: Shih Kuang Yang, Ping-Cheng Li, Hung-Ling Shih, Po-Wei Liu, Wen-Tuo Huang, Yu-Ling Hsu, Yong-Shiuan Tsair, Chia-Sheng Lin
-
Publication number: 20230261083Abstract: A method of manufacturing a semiconductor device includes providing a substrate. A channel layer is formed on the substrate. A barrier layer is formed on the channel layer. A source and a drain are formed on the barrier layer. A recess is formed in the barrier layer, in which the recess has a bottom surface, and a portion of the barrier underneath the recess has a thickness. A first dielectric layer is formed to cover the bottom surface of the recess. A charge trapping layer is formed on the first dielectric layer. A first ferroelectric material layer is formed on the charge trapping layer. A second dielectric layer is formed on the first ferroelectric material layer. A second ferroelectric material layer is formed on the second dielectric layer. A gate is formed over the second ferroelectric material layer.Type: ApplicationFiled: April 20, 2023Publication date: August 17, 2023Inventors: Edward Yi CHANG, Shih-Chien LIU, Chung-Kai HUANG, Chia-Hsun WU, Ping-Cheng HAN, Yueh-Chin LIN, Ting-En HSIEH
-
Publication number: 20230259176Abstract: An electronic device includes: a casing, including a first side surface and a second side surface parallel to each other; a positioning column, including a first end portion and a second end portion having a first plane and a first convex portion; and an operating member, assembled on the casing and corresponding to the positioning column, and including a push portion having a second plane and a second convex portion. When the operating member is at a first position, the first convex portion correspondingly presses against the second plane, the second convex portion correspondingly presses against the first plane, and the first end portion is accommodated in the casing. When the operating member is at a second position, the first convex portion correspondingly presses against the second convex portion, and the first end portion protrudes from the first side surface of the casing.Type: ApplicationFiled: November 7, 2022Publication date: August 17, 2023Inventors: PO-YI OU, KAO-WEN CHANG, FANG-PING CHENG, KUANG-YEH CHANG
-
Publication number: 20230245222Abstract: An AR product presentation system includes a network server, a product information editing module, an AR 3D image generating module, a data storage module and a data processing module. The product information editing module generates a product browsing webpage. The AR 3D image generating module generates an AR 3D product image by integrating the view angle plane images of a product with each other. The data storage module saves the product browsing webpage and the AR 3D product image. The data processing module integrates the product browsing webpage with the AR 3D product image to generate a product link information. The mobile device of a consumer receives the product link information and the consumer clicks which to connect to the product browsing webpage and execute the AR 3D product image. Then, the AR 3D product image can be integrated with a target object displayed on the mobile device.Type: ApplicationFiled: August 4, 2022Publication date: August 3, 2023Applicant: SPEED 3D Inc.Inventors: Li-Chuan Chiu, Jui-Chun Chung, Yi-Ping Cheng
-
Patent number: 11699488Abstract: Various embodiments of the present application are directed towards an integrated memory chip with an enhanced device-region layout for reduced leakage current and an enlarged word-line etch process window (e.g., enhanced word-line etch resiliency). In some embodiments, the integrated memory chip comprises a substrate, a control gate, a word line, and an isolation structure. The substrate comprises a first source/drain region. The control gate and the word line are on the substrate. The word line is between and borders the first source/drain region and the control gate and is elongated along a length of the word line. The isolation structure extends into the substrate and has a first isolation-structure sidewall. The first isolation-structure sidewall extends laterally along the length of the word line and underlies the word line.Type: GrantFiled: October 21, 2021Date of Patent: July 11, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih Kuang Yang, Ping-Cheng Li, Hung-Ling Shih, Po-Wei Liu, Wen-Tuo Huang, Yu-Ling Hsu, Yong-Shiuan Tsair, Chia-Sheng Lin
-
Publication number: 20230205072Abstract: A reflective mask includes a substrate, a reflective multilayer disposed on the substrate, a capping layer disposed on the reflective multilayer, and an absorber layer disposed on the capping layer. The absorber layer includes a base material made of one or more of a Cr based material, an Ir based material, a Pt based material, or Co based material, and further contains one or more additional elements selected from the group consisting of Si, B, Ge, Al, As, Sb, Te, Se and Bi.Type: ApplicationFiled: February 27, 2023Publication date: June 29, 2023Inventors: Hung-Yi TSAI, Wei-Che HSIEH, Ta-Cheng LIEN, Hsin-Chang LEE, Ping-Hsun LIN, Hao-Ping CHENG, Ming-Wei CHEN, Szu-Ping TSAI
-
Patent number: 11670699Abstract: A semiconductor device includes a substrate, a channel layer, a barrier layer, a ferroelectric composite material layer, a gate, a source and a drain. The channel layer and the barrier layer having a recess are disposed on the substrate in sequence. The ferroelectric composite material layer including a first dielectric layer, a charge trapping layer, a first ferroelectric material layer, a second dielectric layer and a second ferroelectric material layer is disposed in the recess. The gate is disposed on the ferroelectric composite material layer. The source and the drain are disposed on the barrier layer.Type: GrantFiled: March 4, 2020Date of Patent: June 6, 2023Assignee: NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Edward Yi Chang, Shih-Chien Liu, Chung-Kai Huang, Chia-Hsun Wu, Ping-Cheng Han, Yueh-Chin Lin, Ting-En Hsieh
-
Patent number: 11665888Abstract: A method for fabricating semiconductor device includes the steps of: forming a semiconductor layer on a substrate; removing part of the semiconductor layer and part of the substrate to form a trench; forming a liner in the trench; removing part of the liner to form a spacer adjacent to two sides of the trench; forming a conductive layer in the trench; forming a metal layer on the conductive layer; forming a mask layer on the metal layer; and patterning the mask layer, the metal layer, and the conductive layer to form a bit line structure.Type: GrantFiled: December 25, 2020Date of Patent: May 30, 2023Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Wei-Lun Hsu, Hung-Lin Shih, Che-Hung Huang, Ping-Cheng Hsu, Hsu-Yang Wang
-
Publication number: 20230122849Abstract: The present invention relates to a method of treating moderate or severe symptoms of COVID-19 using a plant composition. The plant composition comprises Prepared Monkshood Daughter Root (Aconitum carmichaelii), Fragrant Solomonseal Rhizome (Polygonatum odoratum), Indian Bread (Poria cocos), Pinellia tuber (Pinellia ternata), Oriental Wormwood Herb (Artemisia scoparia), Scutellaria Root (Scutellaria baicalensis), Mongolian Snakegourd Fruit (Trichosanthes kirilowii), Magnolia Bark (Magnolia officinalis), Heartleaf Houttuynia Herb (Houttuynia cordata), and Baked Licorice Root and Rhizome (Glycyrrhiza glabra), which is used as a traditional Chinese medicine composition.Type: ApplicationFiled: October 19, 2022Publication date: April 20, 2023Inventors: YI-CHANG SU, WEN-HUI CHIOU, YUH-CHIANG SHEN, WEN-CHI WEI, KENG-CHANG TSAI, CHIA-CHING LIAO, YU-HWEI TSENG, CHUN-TANG CHIOU, YU-CHI LIN, LI-HSIANG WANG, CHIEN-HSIEN HUANG, CHIA-MO LIN, CHI-KUEI LIN, YI-CHIA HUANG, CHIEN-JUNG LIN, JUI-SHAN LIN, YA-SUNG YANG, CHUN-HSIANG CHIU, SHUN-PING CHENG, HSIEN-HWA KUO, WU-PU LIN, CHEN-SHIEN LIN, BO-CHENG LAI, YUAN-NIAN HSU, TSUNG-LUNG TSAI, WEI-CHEN HSU, TIENG-SIONG FONG, YI-WEN HUANG, CHIA-I TSAI, YA-CHEN YANG, MING-CHE TSAI, MING-HUEI CHENG, SHIH-WEI HUANG
-
Publication number: 20230112168Abstract: Various embodiments of the present application are directed towards an integrated memory chip comprising a memory array with a strap-cell architecture that reduces the number of distinct strap-cell types and that reduces strap-line density. In some embodiments, the memory array is limited to three distinct types of strap cells: a source line/erase gate (SLEG) strap cell; a control gate/word line (CGWL) strap cell; and a word-line strap cell. The small number of distinct strap-cell types simplifies design of the memory array and further simplifies design of a corresponding interconnect structure. Further, in some embodiments, the three distinct strap-cell types electrically couple word lines, erase gates, and control gates to corresponding strap lines in different metallization layers of an interconnect structure. By spreading the strap lines amongst different metallization layers, strap-line density is reduced.Type: ApplicationFiled: December 12, 2022Publication date: April 13, 2023Inventors: Wen-Tuo Huang, Ping-Cheng Li, Hung-Ling Shih, Po-Wei Liu, Yu-Ling Hsu, Yong-Shiuan Tsair, Chia-Sheng Lin, Shih Kuang Yang
-
Patent number: 11612453Abstract: A dental implant guiding tool set and a dental implant guiding sleeve thereof are disclosed. The dental implant guiding tool set includes a handpiece, a dental implant guiding sleeve and a tooth mold fastening device. The dental implant guiding sleeve includes a handpiece head guiding hole disposed axially and corresponding to a shape of the handpiece head of the handpiece, a lateral opening disposed on a side of the handpiece head guiding hole and corresponding to a connection handle of the handpiece. The dental implant guiding sleeve can directly guide the handpiece head of the handpiece, to prevent the dental implant guiding sleeve from directly contacting the drill bit mounted on the handpiece. Therefore, a conventional drill bit can be directly used for a guiding dental implant operation, and the minimal required operation space of the dental implant guiding tool set can be reduced.Type: GrantFiled: August 19, 2019Date of Patent: March 28, 2023Assignee: JOY INTERNATIONAL CO.Inventor: Ping-Cheng Lee
-
Publication number: 20230077331Abstract: Semiconductor processing apparatuses and methods are provided in which an electrostatic discharge (ESD) prevention layer is utilized to prevent or reduce ESD events from occurring between a semiconductor wafer and one or more components of the apparatuses. In some embodiments, a semiconductor processing apparatus includes a wafer handling structure that is configured to support a semiconductor wafer during processing of the semiconductor wafer. The apparatus further includes an ESD prevention layer on the wafer handling structure. The ESD prevention layer includes a first material and a second material, and the second material has an electrical conductivity that is greater than an electrical conductivity of the first material.Type: ApplicationFiled: November 15, 2022Publication date: March 16, 2023Inventors: Tsai-Hao HUNG, Ping-Cheng KO, Tzu-Yang LIN, Fang-Yu LIU, Cheng-Han WU
-
Patent number: 11592737Abstract: A reflective mask includes a substrate, a reflective multilayer disposed on the substrate, a capping layer disposed on the reflective multilayer, and an absorber layer disposed on the capping layer. The absorber layer includes a base material made of one or more of a Cr based material, an Ir based material, a Pt based material, or Co based material, and further contains one or more additional elements selected from the group consisting of Si, B, Ge, Al, As, Sb, Te, Se and Bi.Type: GrantFiled: November 24, 2020Date of Patent: February 28, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hung-Yi Tsai, Wei-Che Hsieh, Ta-Cheng Lien, Hsin-Chang Lee, Ping-Hsun Lin, Hao-Ping Cheng, Ming-Wei Chen, Szu-Ping Tsai
-
Publication number: 20230053474Abstract: A medical care system for assisting multi-diseases decision-making and real-time information feedback with artificial intelligence technology provided by the invention is capable of obtaining N training models respectively by mathematically operating M different diseases correspondingly based on a batch of collected medical information, obtaining inference results related to at least two diseases by inputting a single patient's data into all or part of the training models to perform mathematical calculation, at the same time, receiving feedback from professionals on the inference results to effectively integrate objective medical data of the patient with subjective medical data of the professionals, and constructing a multi-diseases data model based on the integrated data to be used as a tool for assisting multi-diseases decision-making.Type: ApplicationFiled: February 1, 2022Publication date: February 23, 2023Inventors: Chieh-Liang WU, Chen-Tsung KUO, Lai-Shiun LAI, Wen-Cheng CHAO, Win-Tsung LO, Ruey-Kai SHEU, Lun-Chi CHEN, Kai-Chih PAI, Jui-Ping CHENG, Wei-Li CHANG
-
Publication number: 20230038785Abstract: A semiconductor apparatus and a method for collecting residues of curable material are provided. The semiconductor apparatus includes a chamber containing a wafer cassette, and a collecting module disposed in the chamber for collecting residues of curable material in the chamber. The collecting module includes a flow-directing structure disposed below a ceiling of the chamber, a baffle structure disposed below the flow-directing structure, and a tray disposed on the wafer cassette. The flow-directing structure includes a first hollow region, the baffle structure includes a second hollow region, and the tray is moved together with the wafer cassette to pass through the second hollow region of the baffle structure and is positioned to cover the first hollow region of the flow-directing structure.Type: ApplicationFiled: August 5, 2021Publication date: February 9, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ping-Cheng Lin, Pin-Yi Hsin, Ching Shun Lee, Bo-Han Huang, Cheng-Tsung Tu
-
Publication number: 20230014148Abstract: The present disclosure provides a semiconductor wafer. The semiconductor wafer includes: a scribe line between a first row of dies and a second row of dies; and a benchmark circuit disposed adjacent to the scribe line and electrically coupled to a first conductive contact and a second conductive contact. The benchmark circuit includes a first device-under-test (DUT); a second DUT; a first switching circuit configured to selectively couple the first DUT and the second DUT to the first conductive contact; and a second switching circuit configured to selectively couple the first DUT and the second DUT to the second conductive contact.Type: ApplicationFiled: July 16, 2021Publication date: January 19, 2023Inventors: CHU-FENG LIAO, HUNG-PING CHENG, YUAN-YAO CHANG, SHUO-WEN CHANG