Patents by Inventor Pradeep Thiagarajan
Pradeep Thiagarajan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7928812Abstract: Circuits and methods for automated real-time tuning of wide range frequency/delay voltage controlled oscillators (VCO) using a reset mechanism, to account for run-time variations such as power supply, temperature, reference clock frequency and input slew drift etc is described. It finds extensive applications in wide range, multi frequency band phase and delay locked loops. In one embodiment, an automated Jump-Down band switching structure and method for use in VCOs with a plurality of frequency bands is described. This involves monitoring the VCO's analog control voltage signal until it reaches a predetermined lower limit, at which time band switching to an overlapping lower frequency band is triggered by an internally generated reset signal, while simultaneously charging the analog control voltage to a limit in a pre-determined range of the lower band, to avoid phase detector malfunctions in the PLL/DLL system at lower control voltages during band switch.Type: GrantFiled: June 4, 2009Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Anjali R Malladi, Pradeep Thiagarajan
-
Structures and Methods for Automated Tuning in Wide Range Multi-Band VCO with Internal Reset Concept
Publication number: 20100308922Abstract: Circuits and methods for automated real-time tuning of wide range frequency/delay voltage controlled oscillators (VCO) using a reset mechanism, to account for run-time variations such as power supply, temperature, reference clock frequency and input slew drift etc is described. It finds extensive applications in wide range, multi frequency band phase and delay locked loops. In one embodiment, an automated Jump-Down band switching structure and method for use in VCOs with a plurality of frequency bands is described. This involves monitoring the VCO's analog control voltage signal until it reaches a predetermined lower limit, at which time band switching to an overlapping lower frequency band is triggered by an internally generated reset signal, while simultaneously charging the analog control voltage to a limit in a pre-determined range of the lower band, to avoid phase detector malfunctions in the PLL/DLL system at lower control voltages during band switch.Type: ApplicationFiled: June 4, 2009Publication date: December 9, 2010Applicant: International Business Machines CorporationInventors: Kai D. Feng, Anjali R. Malladi, Pradeep Thiagarajan -
Publication number: 20100228861Abstract: A system and method of allocating a job submission for a computational task to a set of distributed server farms each having at least one processing entity comprising; receiving a workload request from at least one processing entity for submission to at least one of the set of distributed server farms; using at least one or more conditions associated with the computational task for accepting or rejecting at least one of the server farms to which the job submission is to be allocated; determining a server farm that can optimize the one or more conditions; and dispatching the job submission to the server farm which optimizes the at least one of the one or more conditions associated with the computational task and used for selecting the at least one of the server farms.Type: ApplicationFiled: March 4, 2009Publication date: September 9, 2010Applicant: International Business Machines CorporationInventors: Igor Arsovski, Anthony Richard Bonaccio, Hayden C. Cranford, JR., Alfred Degbotse, Joseph Andrew Iadanza, Todd Edwin Leonard, Pradeep Thiagarajan, Sebastian Theodore Ventrone
-
Patent number: 7770139Abstract: A design structure for a multimode circuit that is configured to operate in one of multiple operating modes is disclosed. In particular, an exemplary multimode circuit may be configured to operating in one of a full-swing mode, a limited-swing mode, a full-swing to limited-swing converter mode, and a limited-swing to full-swing converter mode. The operating modes of the multimode circuit may be dynamically selectable. One or more multimode circuits may be part of a configurable distribution path for controlling the performance of a signal distribution path or tree of an integrated circuit.Type: GrantFiled: October 31, 2007Date of Patent: August 3, 2010Assignee: International Business Machines CorporationInventors: Igor Arsovski, Anthony R. Bonaccio, Hayden C. Cranford, Jr., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Patent number: 7716007Abstract: Design structures, method and systems of powering on an integrated circuit (IC) are disclosed. In one embodiment, the system includes a region in the IC including functional logic, a temperature sensor for sensing a temperature in the region when the IC is powered up and a heating element therefor; a processing unit including: a comparator for comparing the temperature against a predetermined temperature value, a controller, which in the case that the temperature is below the predetermined temperature value, delays functional operation of the IC and controls heating of the region of the IC, and a monitor for monitoring the temperature in the region; and wherein the controller, in the case that the temperature rises above the predetermined temperature value, ceases the heating and initiates functional operation of the IC.Type: GrantFiled: June 27, 2008Date of Patent: May 11, 2010Assignee: International Business Machines CorporationInventors: Igor Arsovski, Anthony R. Bonaccio, Serafino Bueti, Hayden C. Cranford, Jr., Joseph A. Iadanza, Todd E. Leonard, Hemen R. Shah, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Patent number: 7681152Abstract: A design structure including a voltage translator circuit and a method for operating the same. The voltage translator circuit includes (a) an input node, an output node, and a ground node; (b) a voltage divider circuit including a first and second resistors coupled in series between the input node and the ground node; (c) a first circuit coupled to a first voltage and to the input node; (d) a second circuit coupled to the output node; and (e) a capacitive circuit having a first and second capacitive nodes. The first capacitive node is coupled to the voltage divider circuit. The second capacitive node is coupled (i) to the first voltage via the first circuit, and (ii) to the output node via the second circuit. In response to the input node changing towards the first voltage, the first circuit may disconnect the second capacitive node from the first voltage.Type: GrantFiled: July 16, 2007Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Ken Short, Pradeep Thiagarajan
-
Publication number: 20090261882Abstract: A differential system producing differential signals with offset cancellation utilizing a double differential input pair system is disclosed. It uses two parallel differential transistor pairs which are intentionally skewed. Nominally, the differential pairs are skewed in opposite direction from each, but with equal magnitude, so that the combination of the two differential pairs is nominally balanced. The current through each differential pair is then increased or decreased until any offset is sufficiently cancelled, using a selection means for providing an equi-potential value to first and second differential inputs in a calibration mode of the system and a comparison means for comparing first and second differential outputs in a calibration mode to determine the offset of the system.Type: ApplicationFiled: June 30, 2009Publication date: October 22, 2009Applicant: International Business Machines CorporationInventors: Igor Arsovski, Anthony R. Bonaccio, Hayden (Clay) Cranford, JR., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone, Benjamin T. Voegeli
-
Patent number: 7545191Abstract: A method for dividing a high-frequency signal. The method including: generating, from a first clock signal, a second clock signal, the second clock cycle time greater than the first clock cycle time, an off-time of one cycle of the second clock signal being one first clock cycle time less than an on-time of one cycle of the second clock signal; shifting in time the second clock signal by half of a first clock cycle time to generate a third clock signal, the second clock cycle time equal to the third clock cycle time; performing a logical AND of the second clock signal and the third clock signal to generate a fourth clock signal, the third clock cycle time equal to the fourth clock cycle time, an on-time of one cycle of the fourth clock signal equal to an off-time of one cycle of the fourth clock signal.Type: GrantFiled: April 15, 2008Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: John S. Austin, Ram Kelkar, Pradeep Thiagarajan
-
Publication number: 20090108869Abstract: A design structure for a multimode circuit that is configured to operate in one of multiple operating modes is disclosed. In particular, an exemplary multimode circuit may be configured to operating in one of a full-swing mode, a limited-swing mode, a full-swing to limited-swing converter mode, and a limited-swing to full-swing converter mode. The operating modes of the multimode circuit may be dynamically selectable. One or more multimode circuits may be part of a configurable distribution path for controlling the performance of a signal distribution path or tree of an integrated circuit.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Anthony R. Bonaccio, Hayden C. Cranford, JR., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Patent number: 7511548Abstract: A clock distribution network, structure, and method for providing balanced loading is disclosed. In particular, a clock distribution network may be formed of one or more clock fanout distribution levels. Each respective distribution level may include an equal number of buffer circuits and wiring routes that have substantially identical physical and electrical properties. Additionally, a final distribution level may include wiring routes that have substantially identical physical and electrical properties connecting buffer circuits to one or more logic leaf connection nodes.Type: GrantFiled: December 14, 2006Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Serafino Bueti, Hayden C. Cranford, Jr., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Patent number: 7483806Abstract: Design structures, method and systems of powering on an integrated circuit (IC) are disclosed. In one embodiment, the system includes a region in the IC including functional logic, a temperature sensor for sensing a temperature in the region when the IC is powered up and a heating element therefor; a processing unit including: a comparator for comparing the temperature against a predetermined temperature value, a controller, which in the case that the temperature is below the predetermined temperature value, delays functional operation of the IC and controls heating of the region of the IC, and a monitor for monitoring the temperature in the region; and wherein the controller, in the case that the temperature rises above the predetermined temperature value, ceases the heating and initiates functional operation of the IC.Type: GrantFiled: October 3, 2007Date of Patent: January 27, 2009Assignee: International Business Machines CorporationInventors: Igor Arsovski, Anthony R. Bonaccio, Serafino Bueti, Hayden C. Cranford, Jr., Joseph A. Iadanza, Todd E. Leonard, Hemen R. Shah, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Publication number: 20090022203Abstract: Method and systems of powering on an integrated circuit (IC) are disclosed. In one embodiment, the system includes a region in the IC including functional logic, a temperature sensor for sensing a temperature in the region when the IC is powered up and a heating element therefor; a processing unit including: a comparator for comparing the temperature against a predetermined temperature value, a controller, which in the case that the temperature is below the predetermined temperature value, delays functional operation of the IC and controls heating of the region of the IC, and a monitor for monitoring the temperature in the region; and wherein the controller, in the case that the temperature rises above the predetermined temperature value, ceases the heating and initiates functional operation of the IC.Type: ApplicationFiled: July 20, 2007Publication date: January 22, 2009Inventors: Igor Arsovski, Anthony R. Bonaccio, Serafino Bueti, Hayden C. Cranford, JR., Joseph A. Iandanza, Todd E. Leonard, Hemen R. Shah, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Publication number: 20090021085Abstract: Design structures, method and systems of powering on an integrated circuit (IC) are disclosed. In one embodiment, the system includes a region in the IC including functional logic, a temperature sensor for sensing a temperature in the region when the IC is powered up and a heating element therefor; a processing unit including: a comparator for comparing the temperature against a predetermined temperature value, a controller, which in the case that the temperature is below the predetermined temperature value, delays functional operation of the IC and controls heating of the region of the IC, and a monitor for monitoring the temperature in the region; and wherein the controller, in the case that the temperature rises above the predetermined temperature value, ceases the heating and initiates functional operation of the IC.Type: ApplicationFiled: October 3, 2007Publication date: January 22, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Anthony R. Bonaccio, Serafino Bueti, Hayden C. Cranford, JR., Joseph A. Iadanza, Todd E. Leonard, Hemen R. Shah, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Publication number: 20090024972Abstract: Design structures, method and systems of powering on an integrated circuit (IC) are disclosed. In one embodiment, the system includes a region in the IC including functional logic, a temperature sensor for sensing a temperature in the region when the IC is powered up and a heating element therefor; a processing unit including: a comparator for comparing the temperature against a predetermined temperature value, a controller, which in the case that the temperature is below the predetermined temperature value, delays functional operation of the IC and controls heating of the region of the IC, and a monitor for monitoring the temperature in the region; and wherein the controller, in the case that the temperature rises above the predetermined temperature value, ceases the heating and initiates functional operation of the IC.Type: ApplicationFiled: June 27, 2008Publication date: January 22, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Anthony R. Bonaccio, Serafino Bueti, Hayden C. Cranford, Jr., Joseph A. Iadanza, Todd E. Leonard, Hemen R. Shah, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Patent number: 7479819Abstract: A clock distribution network, structure, and method for providing balanced loading is disclosed. In particular, a clock distribution network may be formed of one or more clock fanout distribution levels. Each respective distribution level may include an equal number of buffer circuits and wiring routes that have substantially identical physical and electrical properties. Additionally, a final distribution level may include wiring routes that have substantially identical physical and electrical properties connecting buffer circuits to one or more logic leaf connection nodes.Type: GrantFiled: December 14, 2006Date of Patent: January 20, 2009Assignee: International Business Machines CorporationInventors: Serafino Bueti, Hayden C. Cranford, Jr., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Patent number: 7429877Abstract: A design structure for a multimode circuit that is configured to operate in one of multiple operating modes is disclosed. In particular, a design structure for a exemplary multimode circuit may be configured to operating in one of a full-swing mode, a limited-swing mode, a full-swing to limited-swing converter mode, and a limited-swing to full-swing converter mode. The operating modes of the multimode circuit may be dynamically selectable. One or more multimode circuits may be part of a configurable distribution path for controlling the performance of a signal distribution path or tree of an integrated circuit.Type: GrantFiled: August 31, 2007Date of Patent: September 30, 2008Assignee: International Business Machines CorporationInventors: Igor Arsovski, Anthony R. Bonaccio, Hayden C. Cranford, Jr., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Publication number: 20080229266Abstract: Design structure for a clock distribution network, structure, and method for providing balanced loading is disclosed. In particular, a clock distribution network may be formed of one or more clock fanout distribution levels. Each respective distribution level may include an equal number of buffer circuits and wiring routes that have substantially identical physical and electrical properties. Additionally, a final distribution level may include wiring routes that have substantially identical physical and electrical properties connecting buffer circuits to one or more logic leaf connection nodes.Type: ApplicationFiled: May 30, 2008Publication date: September 18, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Serafino Bueti, Hayden C. Cranford, Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Publication number: 20080229265Abstract: Design structure for a clock distribution network, structure, and method for providing balanced loading is disclosed. In particular, a design structure for a clock distribution network may be formed of one or more clock fanout distribution levels. Each respective distribution level may include an equal number of buffer circuits and wiring routes that have substantially identical physical and electrical properties. Additionally, a final distribution level may include wiring routes that have substantially identical physical and electrical properties connecting buffer circuits to one or more logic leaf connection nodes.Type: ApplicationFiled: May 30, 2008Publication date: September 18, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Serafino Bueti, Hayden C. Cranford, Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone
-
Publication number: 20080191752Abstract: A method for dividing a high-frequency signal. The method including: generating, from a first clock signal, a second clock signal, the second clock cycle time greater than the first clock cycle time, an off-time of one cycle of the second clock signal being one first clock cycle time less than an on-time of one cycle of the second clock signal; shifting in time the second clock signal by half of a first clock cycle time to generate a third clock signal, the second clock cycle time equal to the third clock cycle time; performing a logical AND of the second clock signal and the third clock signal to generate a fourth clock signal, the third clock cycle time equal to the fourth clock cycle time, an on-time of one cycle of the fourth clock signal equal to an off-time of one cycle of the fourth clock signal.Type: ApplicationFiled: April 15, 2008Publication date: August 14, 2008Inventors: John S. Austin, Ram Kelkar, Pradeep Thiagarajan
-
Publication number: 20080186051Abstract: A multimode circuit that is configured to operate in one of multiple operating modes is disclosed. In particular, an exemplary multimode circuit may be configured to operating in one of a full-swing mode, a limited-swing mode, a full-swing to limited-swing converter mode, and a limited-swing to full-swing converter mode. The operating modes of the multimode circuit may be dynamically selectable. One or more multimode circuits may be part of a configurable distribution path for controlling the performance of a signal distribution path or tree of an integrated circuit.Type: ApplicationFiled: February 2, 2007Publication date: August 7, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Anthony R. Bonaccio, Hayden C. Cranford, Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone