Patents by Inventor R. Jacob Baker
R. Jacob Baker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230397882Abstract: Methods, systems, and apparatuses are described for determining and outputting pressure and force data associated with one or more locations of a fabric configured to be flexibly warn underneath a compression garment.Type: ApplicationFiled: August 9, 2022Publication date: December 14, 2023Inventors: James Skelly, Francisco Mata Carlos, John Menezes, R. Jacob Baker
-
Patent number: 9753481Abstract: A method and system for generating a reference voltage are disclosed. The reference voltage is generated by generating a voltage VRIGHT using a first transistor and generating a voltage VBIAS using a second transistor. The gates of the two transistors are connected to a common node VREF, but the loads of the transistors have different resistances. At least one differential pair is used to detect a difference between voltages VRIGHT and VBIAS. VREF is forced to a value at which the source-drain currents in each of the transistors is equal. The transistors sued are NMOS transistors.Type: GrantFiled: July 9, 2015Date of Patent: September 5, 2017Assignee: HGST, INC.Inventors: R. Jacob Baker, Ward Parkinson
-
Patent number: 9336084Abstract: Systems, methods, and devices are disclosed, including a device that includes a plurality of data locations, a quantizing circuit coupled to the plurality of data locations, and an error detection module coupled to the quantizing circuit. In some embodiments, the error detection module includes an encoder configured to encode incoming data with redundant data derived from the incoming data and a decoder configured to detect errors in stored data based on the redundant data.Type: GrantFiled: February 10, 2012Date of Patent: May 10, 2016Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Publication number: 20160124456Abstract: A method and system for generating a reference voltage are disclosed. The reference voltage is generated by generating a voltage VRIGHT using a first transistor and generating a voltage VBIAS using a second transistor. The gates of the two transistors are connected to a common node VREF, but the loads of the transistors have different resistances. At least one differential pair is used to detect a difference between voltages VRIGHT and VBIAS. VREF is forced to a value at which the source-drain currents in each of the transistors is equal. The transistors sued are NMOS transistors.Type: ApplicationFiled: July 9, 2015Publication date: May 5, 2016Inventors: R. Jacob Baker, Ward Parkinson
-
Patent number: 9135962Abstract: Methods, systems and devices are disclosed, such as an electronic device that includes a plurality of data locations and a delta-sigma modulator. In some embodiments, the delta-sigma modulator includes a preamplifier coupled to the data locations and a latch coupled to the preamplifier.Type: GrantFiled: June 15, 2007Date of Patent: September 15, 2015Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 9081042Abstract: A system for determining the logic state of a resistive memory cell element, for example an MRAM resistive cell element. The system includes a controlled voltage supply, an electronic charge reservoir, a current source, and a pulse counter. The controlled voltage supply is connected to the resistive memory cell element to maintain a constant voltage across the resistive element. The charge reservoir is connected to the voltage supply to provide a current through the resistive element. The current source is connected to the charge reservoir to repeatedly supply a pulse of current to recharge the reservoir upon depletion of electronic charge from the reservoir, and the pulse counter provides a count of the number of pulses supplied by the current source over a predetermined time. The count represents a logic state of the memory cell element.Type: GrantFiled: March 21, 2014Date of Patent: July 14, 2015Assignee: MICRON TECHNOLOGY, INC.Inventor: R. Jacob Baker
-
Patent number: 9070469Abstract: A memory device that, in certain embodiments, includes a memory element coupled to a bit-line and a quantizing circuit coupled to the memory element via the bit-line. In some embodiments, the quantizing circuit includes an analog-to-digital converter having an input and output and a digital filter that includes memory. The input of the analog-to-digital converter may be coupled to the bit-line, and the output of the analog-to-digital converter may be coupled to the digital filter.Type: GrantFiled: November 8, 2010Date of Patent: June 30, 2015Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 8878274Abstract: A capacitor for use in integrated circuits comprises a layer of conductive material. The layer of conductive material including at least a first portion and a second portion, wherein the first portion and the second portion are arranged in a predetermined pattern relative to one another to provide a maximum amount of capacitance per semiconductor die area.Type: GrantFiled: January 6, 2012Date of Patent: November 4, 2014Assignee: Micron Technology, Inc.Inventors: R. Jacob Baker, Kurt D. Beigel
-
Patent number: 8830105Abstract: Systems, methods, and devices for obtaining data from a data location. The method may include generating a first value by sensing a data location under a first condition and generating a second value by sensing the data location under a second condition. The method may further include combining the first value with the second value to identify data conveyed by the data location.Type: GrantFiled: January 3, 2012Date of Patent: September 9, 2014Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Publication number: 20140197847Abstract: A system for determining the logic state of a resistive memory cell element, for example an MRAM resistive cell element. The system includes a controlled voltage supply, an electronic charge reservoir, a current source, and a pulse counter. The controlled voltage supply is connected to the resistive memory cell element to maintain a constant voltage across the resistive element. The charge reservoir is connected to the voltage supply to provide a current through the resistive element. The current source is connected to the charge reservoir to repeatedly supply a pulse of current to recharge the reservoir upon depletion of electronic charge from the reservoir, and the pulse counter provides a count of the number of pulses supplied by the current source over a predetermined time. The count represents a logic state of the memory cell element.Type: ApplicationFiled: March 21, 2014Publication date: July 17, 2014Applicant: MICRCN TECHNOLOGY, INC.Inventor: R. Jacob Baker
-
Patent number: 8754795Abstract: Methods, systems and devices are disclosed. Among the disclosed devices is an electronic device that, in certain embodiments, includes a plurality of memory elements or imaging elements connected to a bit-line and a delta-sigma modulator connected to the bit-line. The delta-sigma modulator may include an integrator having a differential amplifier.Type: GrantFiled: January 24, 2012Date of Patent: June 17, 2014Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 8717220Abstract: Methods for reading a data location coupled to an electrical conductor. A counter receives a signal from an analog-to-digital converter coupled to the electrical conductor. The counter produces two or more counts, and in some embodiments, the counts are based in part on a variable reference voltage. An interfuser may be coupled to an output of the counter. The interfuser receives the two or more counts from the counter and reads data conveyed by the data location based on the two or more counts.Type: GrantFiled: November 29, 2011Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 8711605Abstract: A system for determining the logic state of a resistive memory cell element, for example an MRAM resistive cell element. The system includes a controlled voltage supply, an electronic charge reservoir, a current source, and a pulse counter. The controlled voltage supply is connected to the resistive memory cell element to maintain a constant voltage across the resistive element. The charge reservoir is connected to the voltage supply to provide a current through the resistive element. The current source is connected to the charge reservoir to repeatedly supply a pulse of current to recharge the reservoir upon depletion of electronic charge from the reservoir, and the pulse counter provides a count of the number of pulses supplied by the current source over a predetermined time. The count represents a logic state of the memory cell element.Type: GrantFiled: April 23, 2013Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 8681557Abstract: Methods, systems, and devices include a system for sequentially writing to a data locations coupled to one another in series. The system includes a plurality of data locations and a controller. The controller is configured to sequentially write data values to the plurality of data locations, starting with the data location at an end of the series and then sequentially writing to each adjacent data location.Type: GrantFiled: September 12, 2012Date of Patent: March 25, 2014Assignee: Micron Technologies, Inc.Inventor: R. Jacob Baker
-
Publication number: 20140078839Abstract: A memory device that, in certain embodiments, includes a plurality of memory elements connected to a bit-line and a delta-sigma modulator with a digital output and an analog input, which may be connected to the bit-line. In some embodiments, the delta-sigma modulator includes a circuit with first and second inputs and an output. The circuit is configured to combine (add or subtract) input signals. The first input may be connected to the analog input. The delta-sigma modulator may also include an integrator connected to the output of the circuit, an analog-to-digital converter with an input connected to an output of the integrator and an output connected to the digital output, and a digital-to-analog converter with an input connected to the output of the analog-to-digital converter and an output connected to the second input of the circuit.Type: ApplicationFiled: November 11, 2013Publication date: March 20, 2014Applicant: Micron Technology Inc.Inventor: R. Jacob Baker
-
Patent number: 8675413Abstract: Systems, methods, and devices are disclosed, including an electronic device that includes a first data location, a quantizing circuit, and a reference current source, all coupled to an electrical conductor. The reference current source may include a current mirror with a side coupled to the electrical conductor and a second data location coupled to another side of the current mirror.Type: GrantFiled: November 29, 2011Date of Patent: March 18, 2014Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 8581168Abstract: A single camera capable of capturing high speed laser return pulses for a target, as well as provide imaging information on the background of the target. This capability is enabled by having a read-out integrated circuit (ROIC) capable of extracting both types of information from a pixel of a focal plane array (FPA). Further, an ROIC topology that allows for the ability to distinguish between high frequency and low frequency signal paths, and provide supporting circuitry to process the two paths separately. One path may integrate the low frequency background scene to provide a high fidelity image of the scene. The second path may process high frequency noise and multiple laser pulse returns within a frame. These two paths may be combined to provide a background image with a superimposed laser return.Type: GrantFiled: March 29, 2011Date of Patent: November 12, 2013Assignee: Flir Systems, Inc.Inventors: Lloyd F. Linder, Daniel Renner, Michael MacDougal, Jonathan Geske, R. Jacob Baker
-
Patent number: 8582375Abstract: A memory device that, in certain embodiments, includes a plurality of memory elements connected to a bit-line and a delta-sigma modulator with a digital output and an analog input, which may be connected to the bit-line. In some embodiments, the delta-sigma modulator includes a circuit with first and second inputs and an output. The circuit is configured to combine (add or subtract) input signals. The first input may be connected to the analog input. The delta-sigma modulator may also include an integrator connected to the output of the circuit, an analog-to-digital converter with an input connected to an output of the integrator and an output connected to the digital output, and a digital-to-analog converter with an input connected to the output of the analog-to-digital converter and an output connected to the second input of the circuit.Type: GrantFiled: June 1, 2012Date of Patent: November 12, 2013Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker
-
Patent number: 8516292Abstract: An apparatus and method is disclosed to compensate for skew and asymmetry of a locally processed system clock used to synchronize an output signal, e.g., a data signal or a timing signal, from a logic circuit, for example a memory device. A first phase detector, array of delay lock loop (DLL) delay elements and accompanying circuitry are disclosed to phase-lock the rising edge of the output signal with the rising edge of the system clock XCLK signal. Additionally, a comparator circuit, a register delay, an array of DLL delay elements and accompanying circuitry are disclosed to add or subtract delay from the falling edge of the DQ signal in order to produce a symmetrical output of the DQ signal.Type: GrantFiled: January 21, 2011Date of Patent: August 20, 2013Assignee: Round Rock Research, LLCInventors: Wen Li, Aaron Schoenfeld, R. Jacob Baker
-
Patent number: 8441834Abstract: A system for determining the logic state of a resistive memory cell element, for example an MRAM resistive cell element. The system includes a controlled voltage supply, an electronic charge reservoir, a current source, and a pulse counter. The controlled voltage supply is connected to the resistive memory cell element to maintain a constant voltage across the resistive element. The charge reservoir is connected to the voltage supply to provide a current through the resistive element. The current source is connected to the charge reservoir to repeatedly supply a pulse of current to recharge the reservoir upon depletion of electronic charge from the reservoir, and the pulse counter provides a count of the number of pulses supplied by the current source over a predetermined time. The count represents a logic state of the memory cell element.Type: GrantFiled: July 17, 2009Date of Patent: May 14, 2013Assignee: Micron Technology, Inc.Inventor: R. Jacob Baker