Patents by Inventor Richard Q. Williams
Richard Q. Williams has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080016477Abstract: A method of modeling soft errors in a logic circuit uses two separate current sources inserted at the source and drain of a device to simulate a single event upset (SEU) caused by, e.g., an alpha-particle strike. In an nfet implementation the current flows from the source or drain toward the body of the device. Current waveforms having known amplitudes are injected at the current sources while simulating operation of the logic circuit and the state of the logic circuit is determined from the simulated operation. The amplitudes of the current waveforms can be independently adjusted. The simulator monitors the state of device and makes a log entry when a transition occurs. The process may be repeated for other devices in the logic circuit to provide an overall characterization of the susceptibility of the circuit to soft errors.Type: ApplicationFiled: July 13, 2006Publication date: January 17, 2008Inventors: AJ Kleinosowski, Philip J. Oldiges, Paul M. Solomon, Richard Q. Williams
-
Publication number: 20070291528Abstract: The present invention relates to methods and apparatus for improving the stability of static random access memory (SRAM) cells by using boosted word lines. Specifically, a boosted word line voltage (Vdd?) is applied to the word line of a selected SRAM cell, while such a boosted word line voltage (Vdd?) is sufficiently higher than the power supply voltage (Vdd) of the SRAM cell so as to improve the cell stability to a desired level. Specifically, a specific boosted word line voltage is predetermined for each SRAM cell based on the specific cell configuration, by using a circuit simulation program, such as the BERKELEY-SPICE simulation program. A boost voltage generator is then used to apply the predetermined boosted word line voltage to the selected SRAM cell.Type: ApplicationFiled: June 9, 2006Publication date: December 20, 2007Applicant: International Business Machines CorporationInventors: Hussein I. Hanafi, Richard Q. Williams
-
Patent number: 7265005Abstract: A method of forming a dual gate fin-type field effect transistor (FinFET) structure patterns silicon fins over an insulator and patterns a gate conductor at an angle to the fins. The gate conductor is formed laterally adjacent to and over center portions of the fins. The gate conductor is planarized such that the gate conductor is separated into distinct gate conductor portions that are separated by the fins. These gate conductor portions include front gates and back gates. The front gates and the back gates alternate along the structure, such that each fin has a front gate on one side and a back gate on the opposite side. Then front gate wiring is formed to the front gates and back gate wiring is formed to the back gates.Type: GrantFiled: November 2, 2005Date of Patent: September 4, 2007Assignee: International Business Machines CorporationInventors: Edward J. Nowak, Richard Q. Williams
-
Patent number: 7217604Abstract: A method of forming a semiconductor device, including providing a substrate having a first insulative layer on a surface of the substrate, and a device layer on a surface of the first insulative layer, forming a spacer around the first insulative layer and the device layer, removing a portion of the substrate adjacent to the first insulative layer in a first region and a non-adjacent second region of the substrate, such that an opening is formed in the first and second regions of the substrate, leaving the substrate adjacent to the first insulative layer in a third region of the substrate, filling the opening within the first and second regions of the substrate, planarizing a surface of the device, and forming a device within the device layer, such that diffusion regions of the device are formed within the device layer above the first and second regions of the substrate, and a channel region of the device is formed above the third region of the substrate.Type: GrantFiled: January 31, 2005Date of Patent: May 15, 2007Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Carl J. Radens, William R. Tonti, Richard Q. Williams
-
Patent number: 7217629Abstract: The present invention provides an epitaxial imprinting process for fabricating a hybrid substrate that includes a bottom semiconductor layer; a continuous buried insulating layer present atop said bottom semiconductor layer; and a top semiconductor layer present on said continuous buried insulating layer, wherein said top semiconductor layer includes separate planar semiconductor regions that have different crystal orientations, said separate planar semiconductor regions are isolated from each other. The epitaxial printing process of the present invention utilizing epitaxial growth, wafer bonding and a recrystallization anneal.Type: GrantFiled: July 15, 2005Date of Patent: May 15, 2007Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Carl Radens, William R. Tonti, Richard Q. Williams
-
Patent number: 7198990Abstract: A channel 16 of a FinFET 10 has a channel core 24 and a channel envelope 32, each made from a semiconductor material defining a different lattice structure to exploit strained silicon properties. A gate is coupled to the channel envelope through a gate dielectric. Exemplary materials are Si and SixGe1-x, wherein 78<x<92. The channel core 24 has a top surface 26 of width wc and an upstanding surface 28, 30 of height hc, preferably oriented 90° to one another. The channel envelope 32 is in contact with the top 26 and upstanding surfaces 28, 30 so that the area of interface is increased as compared to contact only along the top surface 26, improving electrical conductivity and gate 18 control over the channel 16. The height hc can be tailored to enable a smaller scale FET 10 within a stabilized SRAM. Various methods of making the channel 16 are disclosed, including a mask and etch method, a handle wafer/carrier wafer method, and a shallow trench method.Type: GrantFiled: May 24, 2005Date of Patent: April 3, 2007Assignee: International Business Machines CorporationInventors: Rajiv V. Joshi, Richard Q. Williams
-
Patent number: 7115968Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: GrantFiled: October 22, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 7102181Abstract: A method of forming a dual gate fin-type field effect transistor (FinFET) structure patterns silicon fins over an insulator and patterns a gate conductor at an angle to the fins. The gate conductor is formed laterally adjacent to and over center portions of the fins. The gate conductor is planarized such that the gate conductor is separated into distinct gate conductor portions that are separated by the fins. These gate conductor portions include front gates and back gates. The front gates and the back gates alternate along the structure, such that each fin has a front gate on one side and a back gate on the opposite side. Then front gate wiring is formed to the front gates and back gate wiring is formed to the back gates.Type: GrantFiled: April 22, 2005Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Edward J. Nowak, Richard Q. Williams
-
Patent number: 6921982Abstract: A channel 16 of a FinFET 10 has a channel core 24 and a channel envelope 32, each made from a semiconductor material defining a different lattice structure to exploit strained silicon properties. A gate is coupled to the channel envelope through a gate dielectric. Exemplary materials are Si and SixGe1-x, wherein 78<x<92. The channel core 24 has a top surface 26 of width wc and an upstanding surface 28, 30 of height hc, preferably oriented 90° to one another. The channel envelope 32 is in contact with the top 26 and upstanding surfaces 28, 30 so that the area of interface is increased as compared to contact only along the top surface 26, improving electrical conductivity and gate 18 control over the channel 16. The height hc can be tailored to enable a smaller scale FET 10 within a stabilized SRAM. Various methods of making the channel 16 are disclosed, including a mask and etch method, a handle wafer/carrier wafer method, and a shallow trench method.Type: GrantFiled: July 21, 2003Date of Patent: July 26, 2005Assignee: International Business Machines CorporationInventors: Rajiv V Joshi, Richard Q Williams
-
Patent number: 6844609Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: GrantFiled: October 23, 2002Date of Patent: January 18, 2005Assignee: International Business Machines CorporationInventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 6611050Abstract: The present invention provides a method of forming a low profile chip interconnection, and the interconnection so formed. A recessed contact area is formed at an edge of the wafer. A conductive material is deposited within the adjacent contact areas of each recess, thereby electrically connecting the two chips. The recess may have substantially perpendicular sides, or sloped sides.Type: GrantFiled: March 30, 2000Date of Patent: August 26, 2003Assignee: International Business Machines CorporationInventors: Thomas G. Ference, Wayne J. Howell, William R. Tonti, Richard Q. Williams
-
Publication number: 20030114944Abstract: A method and structure for a computer model of a device has a performance parameter. The performance parameter includes a first bounded range and a second bounded range. The first bounded range has performance parameter variations within a single manufacturing process, and the second bounded range has performance parameter variations of different device designs.Type: ApplicationFiled: December 17, 2001Publication date: June 19, 2003Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Josef S. Watts, Richard Q. Williams
-
Publication number: 20030071324Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: ApplicationFiled: October 23, 2002Publication date: April 17, 2003Inventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 6498056Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: GrantFiled: October 31, 2000Date of Patent: December 24, 2002Assignee: International Business Machines CorporationInventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 6472230Abstract: A method and structure for a programmable circuit that includes a magnetic device having a reluctance which is alterable.Type: GrantFiled: March 20, 2002Date of Patent: October 29, 2002Assignee: International Business Machines CorporationInventors: Kurt R. Kimmel, J. Alex Chediak, William T. Motsiff, Wilbur D. Pricer, Richard Q. Williams
-
Patent number: 6445029Abstract: Increased write and erase tunnelling currents are developed by enhancement of an electric field near a floating gate with a shaped edge structure overlapping a source/drain diffusion and developing increased floating gate area with angled regions joined by edges in order to reduce write and erase cycle times. The edge structure is formed by selective and preferential etching in accordance with the crystal structure of a monocrystalline semiconductor substrate. The sharpness of the edges and concentration of the electric field may be enhanced by consumption and stress effects of oxidation of the substrate to form a floating gate insulator.Type: GrantFiled: October 24, 2000Date of Patent: September 3, 2002Assignee: International Business Machines CorporationInventors: Chung H. Lam, Richard Q. Williams
-
Patent number: 6433985Abstract: An ESD protection network is described which prevents high voltage oxide stress. The network consists of a filter network (such as a blocking capacitor) and diode protection elements. The filter network can be designed for several types of ESD protection functions. It can be designed to provide voltage reduction for ESD pulses, and to selectively block the frequency components of ESD pulses.Type: GrantFiled: December 30, 1999Date of Patent: August 13, 2002Assignee: International Business Machines CorporationInventors: Steven H. Voldman, Richard Q. Williams
-
Publication number: 20020096735Abstract: A method and structure for a programmable circuit that includes a magnetic device having a reluctance which is alterable.Type: ApplicationFiled: March 20, 2002Publication date: July 25, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kurt R. Kimmel, J. Alex Chediak, William T. Motsiff, Wilbur D. Pricer, Richard Q. Williams
-
Patent number: 6420772Abstract: A method and structure for a programmable circuit that includes a magnetic device having a reluctance which is alterable. The magnetic device can be programmed into one of three magnetic field orentations or states. Conventional VLSI fabrication steps are used for compatability with low-k dielectric Back-End-Of-Line (BEOL) processing.Type: GrantFiled: October 13, 1999Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: Kurt R. Kimmel, J. Alex Chediak, William T. Motsiff, Wilbur D. Pricer, Richard Q. Williams
-
Patent number: 6396120Abstract: A method and semiconductor structure that uses a field enhanced region where the oxide thickness is substantially reduced, thereby allowing antifuse programming at burn-in voltages which do not damage the standard CMOS logic. The semiconductor device comprises a substrate that has a raised protrusion terminating at a substantially sharp point, an insulator layer over the raised protrusion sufficiently thin to be breached by a breakdown voltage applied to the sharp point, a region comprised of a material on the insulator over the raised protrusion for becoming electrically coupled to the substrate after the insulator layer is breached by the breakdown voltage, and a contact for supplying the breakdown voltage to the substrate.Type: GrantFiled: March 17, 2000Date of Patent: May 28, 2002Assignee: International Business Machines CorporationInventors: Claude L Bertin, Toshiharu Furukawa, Erik L. Hedberg, Jack A. Mandelman, William R. Tonti, Richard Q. Williams