Patents by Inventor Robert D. Gardner
Robert D. Gardner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12105649Abstract: Herein are solutions for computer bus transaction processing by a device that is rebooting. Data and logic of a bus driver of a device are configured to remain loaded and fully operational during an operating system (OS) kernel reboot on the device. That logic is specially memory mapped into an unused area of volatile memory that is not overwritten by the OS kernel. Driver logic is self-contained such that its statically linked codebase contains all logic needed to detect and fully handle an outstanding bus transaction. In an embodiment having a host computer that is connected to a device by a bus, a central processing unit (CPU) of the device bootstraps an OS kernel of the device. Concurrent to bootstrapping the OS kernel, the CPU of the device detects a transaction on the bus that was not initiated by the device, executes an instruction sequence for the transaction, and sends on the bus a response to the transaction.Type: GrantFiled: February 28, 2022Date of Patent: October 1, 2024Assignee: Oracle International CorporationInventors: Robert D. Gardner, Henry Willard
-
Publication number: 20230273885Abstract: Herein are solutions for computer bus transaction processing by a device that is rebooting. Data and logic of a bus driver of a device are configured to remain loaded and fully operational during an operating system (OS) kernel reboot on the device. That logic is specially memory mapped into an unused area of volatile memory that is not overwritten by the OS kernel. Driver logic is self-contained such that its statically linked codebase contains all logic needed to detect and fully handle an outstanding bus transaction. In an embodiment having a host computer that is connected to a device by a bus, a central processing unit (CPU) of the device bootstraps an OS kernel of the device. Concurrent to bootstrapping the OS kernel, the CPU of the device detects a transaction on the bus that was not initiated by the device, executes an instruction sequence for the transaction, and sends on the bus a response to the transaction.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventors: Robert D. Gardner, Henry Willard
-
Patent number: 10387061Abstract: Techniques herein perform coprocessor assisted memory filling in a pipeline. A computer receives a request to fill multiple ranges of memory addresses with a value. The computer selects a first subset of the multiple ranges and distributes the first subset of ranges to multiple coprocessors. The coprocessors begin to fill the memory locations of the first subset of ranges with the value. At the same time as the coprocessors fill the first subset of ranges, the computer selects a second subset of the multiple ranges of memory addresses. Also while the coprocessors are still filling the first subset of ranges, the computer distributes the second subset of ranges to the coprocessors This overlapping activity achieves a processing pipeline that can be extended for any amount of additional subsets of memory ranges.Type: GrantFiled: November 16, 2017Date of Patent: August 20, 2019Assignee: Oracle International CorporationInventors: Kishore Pusukuri, Robert D. Gardner
-
Patent number: 10346208Abstract: To provide an arrangement of virtual machines on physical machines, at least one controller compares indicators associated with plural different layouts of the virtual machines on the physical machines, wherein the indicators provide information regarding performances of corresponding layouts. The at least one controller selects one of the plural layouts based on the comparing.Type: GrantFiled: June 18, 2015Date of Patent: July 9, 2019Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Chris D. Hyser, Bret A. McKee, Robert D. Gardner, Daniel J. Magenheimer
-
Publication number: 20180225677Abstract: Among other things, a computer-implemented method for presenting an ad. The method includes receiving from an advertiser a predetermined level of online interest in a specified topic. The method further includes determining whether a current level of online interest meets or exceeds the predetermined level, and selectively presenting the ad based on the determination.Type: ApplicationFiled: March 26, 2018Publication date: August 9, 2018Inventors: Russell K. Ketchum, Eugen C. Nistor, James L. Wogullis, Ruth A. Doane, Mark Scheele, Neil C. Rhodes, Robert D. Gardner
-
Publication number: 20180074742Abstract: Techniques herein perform coprocessor assisted memory filling in a pipeline. A computer receives a request to fill multiple ranges of memory addresses with a value. The computer selects a first subset of the multiple ranges and distributes the first subset of ranges to multiple coprocessors. The coprocessors begin to fill the memory locations of the first subset of ranges with the value. At the same time as the coprocessors fill the first subset of ranges, the computer selects a second subset of the multiple ranges of memory addresses. Also while the coprocessors are still filling the first subset of ranges, the computer distributes the second subset of ranges to the coprocessors This overlapping activity achieves a processing pipeline that can be extended for any amount of additional subsets of memory ranges.Type: ApplicationFiled: November 16, 2017Publication date: March 15, 2018Inventors: Kishore Pusukuri, Robert D. Gardner
-
Patent number: 9823871Abstract: Techniques herein perform coprocessor assisted memory filling in a pipeline. A computer receives a request to fill multiple ranges of memory addresses with a value. The computer selects a first subset of the multiple ranges and distributes the first subset of ranges to multiple coprocessors. The coprocessors begin to fill the memory locations of the first subset of ranges with the value. At the same time as the coprocessors fill the first subset of ranges, the computer selects a second subset of the multiple ranges of memory addresses. Also while the coprocessors are still filling the first subset of ranges, the computer distributes the second subset of ranges to the coprocessors This overlapping activity achieves a processing pipeline that can be extended for any amount of additional subsets of memory ranges.Type: GrantFiled: October 9, 2015Date of Patent: November 21, 2017Assignee: Oracle International CorporationInventors: Kishore Pusukuri, Robert D. Gardner
-
Publication number: 20170102892Abstract: Techniques herein perform coprocessor assisted memory filling in a pipeline. A computer receives a request to fill multiple ranges of memory addresses with a value. The computer selects a first subset of the multiple ranges and distributes the first subset of ranges to multiple coprocessors. The coprocessors begin to fill the memory locations of the first subset of ranges with the value. At the same time as the coprocessors fill the first subset of ranges, the computer selects a second subset of the multiple ranges of memory addresses. Also while the coprocessors are still filling the first subset of ranges, the computer distributes the second subset of ranges to the coprocessors This overlapping activity achieves a processing pipeline that can be extended for any amount of additional subsets of memory ranges.Type: ApplicationFiled: October 9, 2015Publication date: April 13, 2017Inventors: Kishore Pusukuri, Robert D. Gardner
-
Patent number: 9418220Abstract: A system includes a memory and a controller. The controller controls access to the memory and is adapted to be programmed with a key that is associated with a context. The controller is adapted to, in response to a request to access the memory, perform a cryptographic function on data associated with the request based on the key.Type: GrantFiled: October 29, 2008Date of Patent: August 16, 2016Assignee: Hewlett Packard Enterprise Development LPInventors: Bret McKee, Chris D Hyser, Robert D. Gardner, Brian Watson
-
Patent number: 9092250Abstract: To provide an arrangement of virtual machines on physical machines, at least one controller compares indicators associated with plural different layouts of the virtual machines on the physical machines, wherein the indicators provide information regarding performances of corresponding layouts. The at least one controller selects one of the plural layouts based on the comparing.Type: GrantFiled: October 27, 2006Date of Patent: July 28, 2015Assignee: Hewlett-Packard Development Company, L.P.Inventors: Chris D. Hyser, Bret A. McKee, Robert D. Gardner, Daniel J. Magenheimer
-
Patent number: 8910152Abstract: To migrate a virtual machine from a first physical machine to a second physical machine, a hot-plug event notification is issued to an operating system of the virtual machine in response to an indication that the virtual machine is to be migrated. After issuing the hot-plug event notification, migration of the virtual machine to the second physical machine is performed.Type: GrantFiled: September 23, 2008Date of Patent: December 9, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Chris D. Hyser, Bret A. McKee, Robert D. Gardner, Brian J. Watson
-
Patent number: 8799891Abstract: According to at least one embodiment, a method comprises observing communication from a virtual machine (VM) to a virtual machine monitor (VMM). The method further comprises determining, based on the observed communication, CPU utilization of the VMM that is attributable to the VM. According to at least one embodiment, a system comprises a Central Processing Unit (CPU), Virtual Machines (VMs), and a Virtual Machine Monitor (VMM) operable to receive requests for resource access from the VMs. The system further comprises a CPU utilization monitor operable to determine an amount of CPU utilization of the VMM in processing the received requests that is attributable to each of the VMs.Type: GrantFiled: March 2, 2005Date of Patent: August 5, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Ludmila Cherkasova, Robert D. Gardner
-
Patent number: 8786034Abstract: Hot-melt sealing glass compositions that include one or more glass frits dispersed in a polymeric binder system. The polymeric binder system is a solid at room temperature, but melts at a temperature of from about 35° C. to about 90° C., thereby forming a flowable liquid dispersion that can be applied to a substrate (e.g., a cap wafer and/or a device wafer of a MEMS device) by screen printing. Hot-melt sealing glass compositions according to the invention rapidly re-solidify and adhere to the substrate after being deposited by screen printing. Thus, they do not tend to spread out as much as conventional solvent-based glass frit bonding pastes after screen printing. And, because hot-melt sealing glass compositions according to the invention are not solvent-based systems, they do not need to be force dried after deposition.Type: GrantFiled: September 10, 2012Date of Patent: July 22, 2014Assignee: Ferro CorporationInventors: Robert D. Gardner, Keith M. Mason, Srinivasan Sridharan, Aziz S. Shaikh
-
Patent number: 8782671Abstract: A method comprises determining a flexible limit on an amount of resource usage by a driver domain on behalf of a given virtual machine (VM). The method further comprises controlling the resource usage by the driver domain on behalf of the given VM so as not to exceed the flexible limit except under a permitted condition. In certain embodiments the resource usage by the driver domain on behalf of the given VM is controlled so as not to exceed the flexible limit except when a slack share of resource usage is available to the driver domain. Such a slack share of resource usage is a share of resource usage allocated to the driver domain that will not otherwise be used on behalf of another VM.Type: GrantFiled: July 26, 2006Date of Patent: July 15, 2014Assignee: Hewlett-Packard Development Company, L. P.Inventors: Ludmila Cherkasova, Diwaker Gupta, Robert D. Gardner
-
Publication number: 20140114773Abstract: A simultaneous ascending price auction (“SAA”) can be used to allocate advertising inventory to bidders. The advertising inventory can be, for example, radio or television advertisement spots (“spots”). The bidders can be advertisers that can provide advertisements for presentation in the spots. Two or more contiguous spots can define an advertising block. Spots or advertising blocks can be allocated to advertisers by the SAA mechanism based on bid criteria. The SAA can perform simultaneous advertisement scheduling and pricing. The auction allocation can be optimized to facilitate efficient allocation of advertisements to spots or blocks.Type: ApplicationFiled: November 19, 2013Publication date: April 24, 2014Applicant: Google Inc.Inventors: Stephen G. Stukenborg, Daniel J. Zigmond, Jason Bayer, Danny Tom, Kaustuv, Jagpreet S. Duggal, Robert D. Gardner, Deepak Chandra, Neil C. Rhodes, Noam Nisan, Tal Franji, Misha Seltzer, Hal R. Varian, Yossi Matias
-
Patent number: 8615436Abstract: A simultaneous ascending price auction (“SAA”) can be used to allocate advertising inventory to bidders. The advertising inventory can be, for example, radio or television advertisement spots (“spots”). The bidders can be advertisers that can provide advertisements for presentation in the spots. Two or more contiguous spots can define an advertising block. Spots or advertising blocks can be allocated to advertisers by the SAA mechanism based on bid criteria. The SAA can perform simultaneous advertisement scheduling and pricing. The auction allocation can be optimized to facilitate efficient allocation of advertisements to spots or blocks.Type: GrantFiled: July 16, 2009Date of Patent: December 24, 2013Assignee: Google Inc.Inventors: Steve Stukenborg, Daniel J. Zigmond, Jason Bayer, Danny Tom, Kaustuv Kaustuv, Jagpreet S. Duggal, Robert D. Gardner, Deepak Chandra, Neil C. Rhodes, Noam Nisan, Tal Franji, Misha Seltzer, Hal R. Varian, Yossi Matias
-
Publication number: 20130062712Abstract: Hot-melt sealing glass compositions that include one or more glass frits dispersed in a polymeric binder system. The polymeric binder system is a solid at room temperature, but melts at a temperature of from about 35° C. to about 90° C., thereby forming a flowable liquid dispersion that can be applied to a substrate (e.g., a cap wafer and/or a device wafer of a MEMS device) by screen printing. Hot-melt sealing glass compositions according to the invention rapidly re-solidify and adhere to the substrate after being deposited by screen printing. Thus, they do not tend to spread out as much as conventional solvent-based glass frit bonding pastes after screen printing. And, because hot-melt sealing glass compositions according to the invention are not solvent-based systems, they do not need to be force dried after deposition.Type: ApplicationFiled: September 10, 2012Publication date: March 14, 2013Applicant: FERRO CORPORATIONInventors: Robert D. Gardner, Keith M. Mason, Srinivasan Sridharan, Aziz S. Shaikh
-
Patent number: 8365169Abstract: A system includes an interconnect, processing cells connected to the interconnect, the processing cells containing corresponding cache memories and corresponding virtual machines, and a storage cell connected to the interconnect. The storage cell stores data portions that correspond to different ones of the processing cells, and the data portions are owned by individual ones of the processing cells to enable data communication over the interconnect without cache coherency support. A first and second of the processing cells are configured to migrate a virtual machine from the first processing cell to the second processing cell, where the migrated virtual machine in the second processing cell is configured to retrieve virtual machine data from a corresponding one of the data portions in the storage cell.Type: GrantFiled: September 23, 2008Date of Patent: January 29, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Brian J. Watson, Bret A. McKee, Chris D. Hyser, Robert D. Gardner
-
Patent number: 8341626Abstract: To place virtual machines on physical machines, at least one controller receives indicators related to regional environment effects. The at least one controller selects at least one of the virtual machines to migrate from one or more first physical machines to one or more second physical machines in response to the received indicators.Type: GrantFiled: September 29, 2008Date of Patent: December 25, 2012Assignee: Hewlett-Packard Development Company, L. P.Inventors: Robert D. Gardner, Bret A. McKee, Brian J. Watson, Chris D. Hyser
-
Patent number: 8332847Abstract: To validate manual virtual machine migration, a placement controller receives a user request to manually migrate at least one virtual machine across physical machines. Based on criteria used by the placement controller for automatically selecting placement of virtual machines on the physical machines, it is determined whether the user-requested migration of the at least one virtual machine violates the criteria. In response to determining that the user-requested migration violates the criteria, a notification of the violation is provided.Type: GrantFiled: September 23, 2008Date of Patent: December 11, 2012Assignee: Hewlett-Packard Development Company, L. P.Inventors: Chris D. Hyser, Brian J. Watson, Bret A. McKee, Robert D. Gardner