Patents by Inventor Ruchir Puri
Ruchir Puri has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070192752Abstract: An improved solution for designing a circuit is provided. A set of target paths, each of which has a performance attribute that is targeted for improvement, is obtained from a design for the circuit. An influence for one or more of the nodes in the set of target paths is obtained. One or more of the nodes are selected for improvement using the influence. Subsequently, the performance attribute for each selected node is improved. For example, an implementation of the node can be replaced with an implementation having an improved performance attribute. The relative improvement provided by an alternative implementation versus a relative detriment to another performance attribute can be obtained and used in selecting the node(s) for improvement. In one embodiment, the relative improvement and influence are used to obtain a sensitivity metric for each alternative implementation, which is used in selecting the node(s) for improvement. In this manner, the circuit can be improved in a more effective manner.Type: ApplicationFiled: February 15, 2006Publication date: August 16, 2007Applicant: International Business Machines CorporationInventors: Subhrajit Bhattacharya, Anthony Correale, Nathaniel Hieter, Veena Pureswaran, Ruchir Puri
-
Patent number: 7225421Abstract: A method, system and program product are described for generating a clock distribution network on an integrated circuit by determining an allowable placement region for each of a set of clock tree leaf elements in the integrated circuit. This allowable placement region is generated by determining and intersecting a set of sub-regions under different constraints, each of which identifies an area in which the clock tree leaf element is placed to satisfy the respective constraint. Constraints for which sub-regions are determined include timing constraints in the form of slacks and congestion constraints. After allowable placement regions have been determined, the clock tree leaf elements are clustered, and each clock tree leaf element is placed at a location within its allowable placement region which minimizes some cost function for that clustering.Type: GrantFiled: January 28, 2005Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: William R. Migatz, Paul M. Campbell, David J. Hathaway, David S. Kung, Ruchir Puri, Louise H. Trevillyan
-
Publication number: 20070081410Abstract: A 3D chip having at least one I/O layer connected to other 3D chip layers by a vertical bus such that the I/O layer(s) may accommodate protection and off-chip device drive circuits, customization circuits, translation circuits, conversions circuits and/or built-in self-test circuits capable of comprehensive chip or wafer level testing wherein the I/O layers function as a testhead. Substitution of I/O circuits or structures may be performed using E-fuses or the like responsive to such testing.Type: ApplicationFiled: October 7, 2005Publication date: April 12, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kerry Bernstein, Paul Coteus, Ibrahim Elfadel, Philip Emma, Daniel Friedman, Ruchir Puri, Mark Ritter, Jeannine Trewhella, Albert Young
-
Publication number: 20070028193Abstract: An integrated circuit (IC) design, method and program product for reducing IC design power consumption. The IC is organized in circuit rows. Circuit rows may include a low voltage island powered by a low voltage (Vddl) supply and a high voltage island powered by a high voltage (Vddh) supply. Circuit elements including cells, latches and macros are placed with high or low voltage islands to minimize IC power while maintaining overall performance. Level converters may be placed with high voltage circuit elements.Type: ApplicationFiled: July 27, 2006Publication date: February 1, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anthony Correale, David Kung, Douglass Lamb, Zhigang Pan, Ruchir Puri, David Wallach
-
Publication number: 20060279334Abstract: A level converter for interfacing two circuits supplied by different supply voltages, and integrated circuit including the level converter interfacing circuit in two different voltage islands. A first buffer is supplied by a virtual supply and receives an input signal from a lower voltage circuit. The first buffer drives a second buffer, which is supplied by a higher supply voltage. An output from the second buffer switches a supply select to selectively pass the higher supply voltage or a reduced supply voltage to the first buffer.Type: ApplicationFiled: August 23, 2006Publication date: December 14, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anthony Correale, Rajiv Joshi, David Kung, Zhigang Pan, Ruchir Puri
-
Patent number: 7119578Abstract: A level converter for interfacing two circuits supplied by different supply voltages, and integrated circuit including the level converter interfacing circuit in two different voltage islands. A first buffer is supplied by a virtual supply and receives an input signal from a lower voltage circuit. The first buffer drives a second buffer, which is supplied by a higher supply voltage. An output from the second buffer switches a supply select to selectively pass the higher supply voltage or a reduced supply voltage to the first buffer.Type: GrantFiled: November 24, 2003Date of Patent: October 10, 2006Assignee: International Business Machines Corp.Inventors: Anthony Correale, Jr., Rajiv V. Joshi, David S. Kung, Zhigang Pan, Ruchir Puri
-
Patent number: 7111266Abstract: An integrated circuit (IC) design, method and program product for reducing IC design power consumption. The IC is organized in circuit rows. Circuit rows may include a low voltage island powered by a low voltage (Vddl) supply and a high voltage island powered by a high voltage (Vddh) supply. Circuit elements including cells, latches and macros are placed with high or low voltage islands to minimize IC power while maintaining overall performance. Level converters may be placed with high voltage circuit elements.Type: GrantFiled: November 24, 2003Date of Patent: September 19, 2006Assignee: International Business Machines Corp.Inventors: Anthony Correale, Jr., David S. Kung, Douglass T. Lamb, Zhigang Pan, Ruchir Puri, David Wallach
-
Publication number: 20060190899Abstract: A method, system and program product are described for generating a clock distribution network on an integrated circuit by determining an allowable placement region for each of a set of clock tree leaf elements in the integrated circuit. This allowable placement region is generated by determining and intersecting a set of sub-regions under different constraints, each of which identifies an area in which the clock tree leaf element is placed to satisfy the respective constraint. Constraints for which sub-regions are determined include timing constraints in the form of slacks and congestion constraints. After allowable placement regions have been determined, the clock tree leaf elements are clustered, and each clock tree leaf element is placed at a location within its allowable placement region which minimizes some cost function for that clustering.Type: ApplicationFiled: January 28, 2005Publication date: August 24, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William Migatz, Paul Campbell, David Hathaway, David Kung, Ruchir Puri, Louise Trevillyan
-
Patent number: 7089510Abstract: A method and program product for optimizing level converter placement in a multi supply integrated circuit. Each level converter is placed at a minimum power point to minimize net power and transitional delay from a first (low) voltage net source through the level converter and to a second (higher) voltage net sink. Then, inefficient level converters are eliminated. Level converters with fanin cones below a selected minimum cone size are deleted and low voltage sources to the deleted level converter reverted. Higher voltage level circuit elements receiving inputs from multiple level converters are replaced with equivalent low voltage circuit elements. Low voltage buffer driving level converters are both replaced by a single said level converter.Type: GrantFiled: November 24, 2003Date of Patent: August 8, 2006Assignee: International Business Machines Corp.Inventors: Anthony Correale, Jr., David S. Kung, Douglass T. Lamb, Zhigang Pan, Ruchir Puri
-
Publication number: 20060150133Abstract: A circuit design method, computer program product and chip design system embodying the method. A gate selected for static timing analysis (STA) from a circuit design. Initial performance characteristics (e.g., load and transition slew) are determined for the selected gate. A charge equivalent effective capacitance (CQeff) is determined for the gate from the initial performance characteristics. A gate delay is determined in a single pass for the gate using CQeff as an effective load for said selected gate. Optionally, if the total gate load capacitance (Ctot) exceeds CQeff by less than a minimum, the effective capacitance (Ceff) is determined and used for determining the gate delay instead.Type: ApplicationFiled: November 15, 2005Publication date: July 6, 2006Inventors: Soroush Abbaspour, Gary Ditlow, Chandramouli Kashyap, Ruchir Puri
-
Patent number: 6966046Abstract: A high-performance gate library is augmented with tapered gates. The widths of the stacked devices are varied to reduce the delay through some of the input pins. For example in a tapered NAND gate the bottom devices in the NFET stack are have longer widths than the top device to achieve smaller top input to output pin delay at the expense of larger bottom input to output pin delay. The method of using synthesis algorithms modifies the input net to gate pin connections and swaps traditional non-tapered gates with tapered gates to improve the delay of the timing critical paths. The latest arriving gate input net is swapped with the net connected to the top pin. The gate is then converted to a tapered gate provided the paths through the bottom gate input(s) that are not timing critical.Type: GrantFiled: April 24, 2001Date of Patent: November 15, 2005Assignee: International Business Machines CorporationInventors: Brian W. Curran, Lisa Bryant Lacey, Gregory A. Northrop, Ruchir Puri, Leon Stok
-
Patent number: 6958545Abstract: A system and method for correcting wiring congestion in a placed and partially or fully globally-routed VLSI chip design while avoiding adding new timing or electrical violations or other design constraints. Globally-congested areas are identified along with determining terminated and non-terminated wires in the congested areas. The process includes optimizing the identified congestion areas, incrementally rerouting affected nets, testing the resultant design legality and congestion metrics, and committing or reversing the optimizations and reroutings. The optimizations further includes the movement of logic cells and decomposition, recomposition or any other modification of logic cell structures (possibly combined with cell movement) to move terminated wires to less congested grid edges, rearrangement of commutative connections within or between cells, or addition of buffers to cause reroutes of feedthrough wires.Type: GrantFiled: January 12, 2004Date of Patent: October 25, 2005Assignee: International Business Machines CorporationInventors: Pooja M. Kotecha, Rama Gopal Gandham, Ruchir Puri, Louise H. Trevillyan, Adam P. Matheny
-
Publication number: 20050151258Abstract: A system and method for correcting wiring congestion in a placed and partially or fully globally-routed VLSI chip design while avoiding adding new timing or electrical violations or other design constraints. Globally-congested areas are identified along with determining terminated and non-terminated wires in the congested areas. The process includes optimizing the identified congestion areas, incrementally rerouting affected nets, testing the resultant design legality and congestion metrics, and committing or reversing the optimizations and reroutings. The optimizations further includes the movement of logic cells and decomposition, recomposition or any other modification of logic cell structures (possibly combined with cell movement) to move terminated wires to less congested grid edges, rearrangement of commutative connections within or between cells, or addition of buffers to cause reroutes of feedthrough wires.Type: ApplicationFiled: January 12, 2004Publication date: July 14, 2005Inventors: Pooja Kotecha, Rama Gandham, Ruchir Puri, Louise Trevillyan, Adam Matheny
-
Publication number: 20050114814Abstract: An integrated circuit (IC) design, method and program product for reducing IC design power consumption. The IC is organized in circuit rows. Circuit rows may include a low voltage island powered by a low voltage (Vddl) supply and a high voltage island powered by a high voltage (Vddh) supply. Circuit elements including cells, latches and macros are placed with high or low voltage islands to minimize IC power while maintaining overall performance. Level converters may be placed with high voltage circuit elements.Type: ApplicationFiled: November 24, 2003Publication date: May 26, 2005Inventors: Anthony Correale, David Kung, Douglass Lamb, Zhigang Pan, Ruchir Puri, David Wallach
-
Publication number: 20050114815Abstract: A method and program product for optimizing level converter placement in a multi supply integrated circuit. Each level converter is placed at a minimum power point to minimize net power and transitional delay from a first (low) voltage net source through the level converter and to a second (higher) voltage net sink. Then, inefficient level converters are eliminated. Level converters with fanin cones below a selected minimum cone size are deleted and low voltage sources to the deleted level converter reverted. Higher voltage level circuit elements receiving inputs from multiple level converters are replaced with equivalent low voltage circuit elements. Low voltage buffer driving level converters are both replaced by a single said level converter.Type: ApplicationFiled: November 24, 2003Publication date: May 26, 2005Inventors: Anthony Correale, David Kung, Douglass Lamb, Zhigang Pan, Ruchir Puri
-
Publication number: 20050110519Abstract: A level converter for interfacing two circuits supplied by different supply voltages, and integrated circuit including the level converter interfacing circuit in two different voltage islands. A first buffer is supplied by a virtual supply and receives an input signal from a lower voltage circuit. The first buffer drives a second buffer, which is supplied by a higher supply voltage. An output from the second buffer switches a supply select to selectively pass the higher supply voltage or a reduced supply voltage to the first buffer.Type: ApplicationFiled: November 24, 2003Publication date: May 26, 2005Inventors: Anthony Correale, Rajiv Joshi, David Kung, Zhigang Pan, Ruchir Puri
-
Patent number: 6724225Abstract: A MOSFET logic circuit for performing a logic AND operation is presented including three transistors, wherein at least two input signals are provided to the circuit and an output signal indicative of an AND operation performed on a first and second input signal of the at least two input signals is output from the circuit. In another embodiment, a MOSFET true and complement signal generating signal is presented including at least one MOSFET inverter logic circuit, and first and second MOSFET AND logic circuits, wherein each of the first and second AND logic circuits includes three transistors. The true and complement signal generating circuit receives first and second input signals and outputs a true signal and a complement signal indicative of the first input signal.Type: GrantFiled: June 7, 2001Date of Patent: April 20, 2004Assignee: IBM CorporationInventors: Rajiv V. Joshi, Ruchir Puri
-
Patent number: 6601223Abstract: A system and method are proposed for estimating interconnect delay in an Integrated Circuit (IC). A formula for effective capacitance is derived which considers the effect of slew as well as resistive shielding of capacitance, thus yielding more accurate delays for both the interconnects and the source driver (transistor gate). In the system and method, a resistor-capacitor (RC) tree model is used for iterative calculations of effective capacitance and slew for each RC tree node. The effective capacitance is determined for each node by proceeding outward from the source to the sinks, and the slew for each node is determined, using the effective capacitances just determined, by proceeding inward from the sinks to the source node. Once the source node slew determined at a previous iteration is within a specified threshold of the source node slew in the present iteration, the method stops and stores the present iteration values as the final estimates.Type: GrantFiled: September 29, 2000Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Ruchir Puri, David S. Kung, Anthony Drumm
-
Publication number: 20030006803Abstract: A MOSFET logic circuit for performing a logic OR operation is presented including three transistors, wherein at least two input signals are provided to the circuit and an output signal indicative of an OR operation performed on a first and second input signal of the at least two input signals is output from the circuit.Type: ApplicationFiled: July 6, 2001Publication date: January 9, 2003Applicant: International Business Machines CorporationInventors: Rajiv V. Joshi, Ruchir Puri
-
Publication number: 20020186050Abstract: A MOSFET logic circuit for performing a logic AND operation is presented including three transistors, wherein at least two input signals are provided to the circuit and an output signal indicative of an AND operation performed on a first and second input signal of the at least two input signals is output from the circuit. In another embodiment, a MOSFET true and complement signal generating signal is presented including at least one MOSFET inverter logic circuit, and first and second MOSFET AND logic circuits, wherein each of the first and second AND logic circuits includes three transistors. The true and complement signal generating circuit receives first and second input signals and outputs a true signal and a complement signal indicative of the first input signal.Type: ApplicationFiled: June 7, 2001Publication date: December 12, 2002Applicant: International Business Machines CorporationInventors: Rajiv V. Joshi, Ruchir Puri