Patents by Inventor Seung-Bum Kim
Seung-Bum Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11205485Abstract: A memory device includes: a memory cell region; a peripheral circuit region; a memory cell array; a control logic circuit; and a row decoder. The row decoder is configured to activate string selection lines based on control of the control logic circuit. A program interval is formed between a first program operation and a second program operation. The control logic circuit includes a reprogram controller configured to control the row decoder so that a program interval differs in the memory cells connected to different string selection lines among the memory cells connected to a first wordline.Type: GrantFiled: July 22, 2020Date of Patent: December 21, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Bum Kim, Min-Su Kim, Deok-Woo Lee
-
Publication number: 20210383875Abstract: A memory device includes a voltage generator that provides a read voltage to a selected word line and provides a pass voltage to a plurality of unselected word lines, and a deterioration level detection circuit. The selected word line and the unselected word lines are connected to a plurality of memory cells. The deterioration level detection circuit detects a deterioration level of memory cells connected to the selected word line based on data of memory cells that receive the read voltage. The memory cells connected to the selected word line and the memory cells that receive the read voltage are included in the plurality of memory cells. The voltage generator changes the pass voltage provided to the unselected word lines based on the deterioration level.Type: ApplicationFiled: August 20, 2021Publication date: December 9, 2021Inventors: HAN JUN LEE, SEUNG BUM KIM, IL HAN PARK
-
Patent number: 11162447Abstract: A vehicle predictive control system based on big data includes: a vehicle terminal, which is installed in each of a plurality of vehicles, collecting status information related with an in-vehicle device in a corresponding vehicle to transmit the collected status information in real time, and transmitting problem occurrence information upon problem occurrence of the in-vehicle device; and a big data service provider classifying and storing the status information received from the vehicle terminal as big data, and obtaining a problem occurrence condition based on the status information to transmit information corresponding to the problem occurrence condition to the vehicle terminal when receiving the problem occurrence information of the in-vehicle device from the vehicle terminal of at least some vehicles among the plurality of vehicles.Type: GrantFiled: July 13, 2018Date of Patent: November 2, 2021Assignees: HYUNDAI MOTOR COMPANY, KIA MOTORS CORPORATIONInventor: Seung Bum Kim
-
Patent number: 11127472Abstract: A memory device includes a voltage generator that provides a read voltage to a selected word line and provides a pass voltage to a plurality of unselected word lines, and a deterioration level detection circuit. The selected word line and the unselected word lines are connected to a plurality of memory cells. The deterioration level detection circuit detects a deterioration level of memory cells connected to the selected word line based on data of memory cells that receive the read voltage. The memory cells connected to the selected word line and the memory cells that receive the read voltage are included in the plurality of memory cells. The voltage generator changes the pass voltage provided to the unselected word lines based on the deterioration level.Type: GrantFiled: March 2, 2020Date of Patent: September 21, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han Jun Lee, Seung Bum Kim, Il Han Park
-
Patent number: 11107537Abstract: A non-volatile memory includes a memory cell region including a first metal pad, a peripheral circuit region including a second metal pad and vertically connected to the memory cell region by the first metal pad and the second metal pad, a memory cell array region in the memory cell region including an outer region proximate a first end of the memory cell region and an inner region separated from the first end by the outer region, first and second bit lines in the memory cell region, an outer memory cell string in the memory cell region including memory cells connected to an outer pillar extending vertically upward through the outer region, and an inner memory cell string including memory cells connected to an inner pillar extending vertically upward through the inner region, and a data input/output (I/O) circuit in the peripheral circuit region including a page buffer circuit that connects the first bit line during a first read operation directed to memory cells of the outer memory cell string, and connectsType: GrantFiled: August 7, 2020Date of Patent: August 31, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Su Chang Jeon, Seung Bum Kim, Ji Young Lee
-
Patent number: 11049577Abstract: A memory device includes: a memory cell array; a control logic circuit; and a row decoder. The row decoder is configured to activate string selection lines based on control of the control logic circuit. A program interval is formed between a first program operation and a second program operation. The control logic circuit includes a reprogram controller configured to control the row decoder so that a program interval differs in the memory cells connected to different string selection lines among the memory cells connected to a first wordline.Type: GrantFiled: March 12, 2019Date of Patent: June 29, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Bum Kim, Min-Su Kim, Deok-Woo Lee
-
Patent number: 11049547Abstract: A memory device includes multiple word lines. A method of operating the memory device includes: performing a first dummy read operation, with respect to first memory cells connected to a first word line among the word lines, by applying a dummy read voltage, having an offset level of a first level, to the first word line; determining, based on a result of the performing of the first dummy read operation, degradation of a threshold voltage distribution of the first memory cells; adjusting an offset level of the dummy read voltage as a second level, based on a result of the determining of the threshold voltage distribution; and performing a second dummy read operation with respect to second memory cells connected to a second word line among the word lines, by applying a dummy read voltage, having the offset level adjusted as the second level, to the second word line among the word lines.Type: GrantFiled: August 5, 2020Date of Patent: June 29, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Jun Lee, Seung-Bum Kim, Chul-Bum Kim, Seung-Jae Lee
-
Publication number: 20210125676Abstract: A memory device includes: a memory cell array; a control logic circuit; and a row decoder. The row decoder is configured to activate string selection lines based on control of the control logic circuit. A program interval is formed between a first program operation and a second program operation. The control logic circuit includes a reprogram controller configured to control the row decoder so that a program interval differs in the memory cells connected to different string selection lines among the memory cells connected to a first wordline.Type: ApplicationFiled: January 5, 2021Publication date: April 29, 2021Inventors: SEUNG-BUM KIM, MIN-SU KIM, DEOK-WOO LEE
-
Publication number: 20210074364Abstract: A non-volatile memory includes a memory cell region including an outer region proximate a first end of the memory cell region and an inner region separated from the first end by the outer region, first and second bit lines, an outer memory cell string including memory cells connected to an outer pillar extending vertically upward through the outer region, and an inner memory cell string including memory cells connected to an inner pillar extending vertically upward through the inner region, and a data input/output (I/O). The data I/O circuit includes a page buffer circuit that connects the first bit line during a first read operation directed to memory cells of the outer memory cell string, and connects the second bit line during a second read operation directed to memory cells of the inner memory cell string, and a read voltage determination unit that selects a first optimal read voltage used during the first read operation, and a second optimal read voltage used during the second read operation.Type: ApplicationFiled: November 16, 2020Publication date: March 11, 2021Inventors: SU CHANG JEON, SEUNG BUM KIM, JI YOUNG LEE
-
Patent number: 10937508Abstract: Nonvolatile memory device includes a memory cell array including pages, each of the pages including memory cells storing data bits, each of the data bits being selectable by a different threshold voltage, a page buffer circuit coupled to the memory cell array through bit-lines, the page buffer circuit including page buffers to sense data from selected memory cells, and perform a first read operation and a second read operation, each including two sequential sensing operations to determine one data state, and each of the page buffers including a latch configured to sequentially store results of the two sequential sensing operations, and a control circuit to control the page buffers to store a result of the first read operation, reset the latches after completion of the first read operation, and perform the second read operation based on a valley determined based on the result of the first read operation.Type: GrantFiled: March 26, 2019Date of Patent: March 2, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Bum Kim, Il-Han Park, Ji-Young Lee, Su-Chang Jeon
-
Publication number: 20210011633Abstract: A nonvolatile memory device includes a memory cell region having a first metal pad and a peripheral circuit region having a second metal pad and vertically connected to the memory cell region by the first metal pad and the second metal pad, a a memory cell array in the memory cell region and an address decoder in the peripheral circuit region. The memory cell array includes memory blocks, and each memory block includes memory cells coupled to word-lines respectively. The word-lines are stacked vertically on a substrate, and some memory cells of the plurality of memory cells are selectable by a sub-block unit smaller than one memory block of the plurality of memory blocks. The address decoder applies an erase voltage to each of sub-blocks in a first memory block of the plurality of memory blocks through the first metal pad and the second metal pad.Type: ApplicationFiled: September 25, 2020Publication date: January 14, 2021Inventor: Seung-Bum KIM
-
Publication number: 20210005268Abstract: Nonvolatile memory device includes memory cell region including a first metal pad and a second metal pad, peripheral circuit region including a third metal pad and a fourth metal pad, vertically connected to the memory cell region. The nonvolatile memory device includes a page buffer circuit including page buffers to sense data from selected memory cells, each including two sequential sensing operations to determine one data state, and each of the page buffers including a latch to sequentially store results of the two sequential sensing operations. The nonvolatile memory device includes control circuit in the peripheral circuit region, to control the page buffers to store result of the first read operation, reset the latches after completion of the first read operation, and control the page buffers to perform the second read operation based on a valley determined based on the result of the first read operation.Type: ApplicationFiled: September 17, 2020Publication date: January 7, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Seung-Bum KIM, Il-Han PARK, Ji-Young LEE, Su-Chang JEON
-
Patent number: 10867682Abstract: A non-volatile memory includes a memory cell region including an outer region proximate a first end of the memory cell region and an inner region separated from the first end by the outer region, first and second bit lines, an outer memory cell string including memory cells connected to an outer pillar extending vertically upward through the outer region, and an inner memory cell string including memory cells connected to an inner pillar extending vertically upward through the inner region, and a data input/output (I/O). The data I/O circuit includes a page buffer circuit that connects the first bit line during a first read operation directed to memory cells of the outer memory cell string, and connects the second bit line during a second read operation directed to memory cells of the inner memory cell string, and a read voltage determination unit that selects a first optimal read voltage used during the first read operation, and a second optimal read voltage used during the second read operation.Type: GrantFiled: June 7, 2019Date of Patent: December 15, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Su Chang Jeon, Seung Bum Kim, Ji Young Lee
-
Publication number: 20200365213Abstract: A non-volatile memory includes a memory cell region including a first metal pad, a peripheral circuit region including a second metal pad and vertically connected to the memory cell region by the first metal pad and the second metal pad, a memory cell array region in the memory cell region including an outer region proximate a first end of the memory cell region and an inner region separated from the first end by the outer region, first and second bit lines in the memory cell region, an outer memory cell string in the memory cell region including memory cells connected to an outer pillar extending vertically upward through the outer region, and an inner memory cell string including memory cells connected to an inner pillar extending vertically upward through the inner region, and a data input/output (I/O) circuit in the peripheral circuit region including a page buffer circuit that connects the first bit line during a first read operation directed to memory cells of the outer memory cell string, and connectsType: ApplicationFiled: August 7, 2020Publication date: November 19, 2020Inventors: SU CHANG JEON, SEUNG BUM KIM, JI YOUNG LEE
-
Publication number: 20200350020Abstract: A memory device includes: a memory cell region; a peripheral circuit region; a memory cell array; a control logic circuit; and a row decoder. The row decoder is configured to activate string selection lines based on control of the control logic circuit. A program interval is formed between a first program operation and a second program operation. The control logic circuit includes a reprogram controller configured to control the row decoder so that a program interval differs in the memory cells connected to different string selection lines among the memory cells connected to a first wordline.Type: ApplicationFiled: July 22, 2020Publication date: November 5, 2020Inventors: SEUNG-BUM KIM, MIN-SU KIM, DEOK-WOO LEE
-
Publication number: 20200293204Abstract: Nonvolatile memory device includes a memory cell array and a control circuit. The memory cell array includes a plurality of memory blocks, the memory blocks including a plurality of memory cells coupled to word-lines respectively, the word-lines are stacked vertically on a substrate, and some memory cells of the plurality of memory cells are selected by sub-block unit smaller than one memory block. The control circuit divides sub-blocks of a first memory block into at least one bad sub-block and at least one normal sub-block based on error occurrence frequency of each of the sub-blocks, and applies different program/erase cycles to the at least one bad sub-block and the at least one normal sub-block based on a command and an address provided from external to the nonvolatile memory device. The at least one bad sub-block and the at least one normal sub-block are adjacent each other.Type: ApplicationFiled: June 4, 2020Publication date: September 17, 2020Inventor: Seung-Bum KIM
-
Patent number: 10753714Abstract: Provided is a non-motorized flying unit. The non-motorized flying unit includes a body part having a head part and a tail part having an accommodation space and a through hole, an image capturing unit installed in the through hole and configured to obtain an image information, a protective window installed in the through hole, a plurality of shock absorbing devices installed at the end portion of the tail part, a weight installed at the end portion of the tail part, and a lighting device installed at an end portion of the plurality of shock absorbing devices. A propulsion unit which is detachably coupled to the tail part storing a propellant which, upon combustion, forms pressure in the propulsion unit to provide thrust to the body part.Type: GrantFiled: October 25, 2017Date of Patent: August 25, 2020Assignee: Korea Aerospace Research InstituteInventor: Seung Bum Kim
-
Patent number: 10734082Abstract: A memory device includes multiple word lines. A method of operating the memory device includes: performing a first dummy read operation, with respect to first memory cells connected to a first word line among the word lines, by applying a dummy read voltage, having an offset level of a first level, to the first word line; determining, based on a result of the performing of the first dummy read operation, degradation of a threshold voltage distribution of the first memory cells; adjusting an offset level of the dummy read voltage as a second level, based on a result of the determining of the threshold voltage distribution; and performing a second dummy read operation with respect to second memory cells connected to a second word line among the word lines, by applying a dummy read voltage, having the offset level adjusted as the second level, to the second word line among the word lines.Type: GrantFiled: February 13, 2019Date of Patent: August 4, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Jun Lee, Seung-Bum Kim, Chul-Bum Kim, Seung-Jae Lee
-
Patent number: 10720218Abstract: A method of erasing a memory device, the method of erasing the memory device including: performing, in a first erase period, a first erase operation on memory cells respectively connected to a plurality of word lines, wherein at least one of the memory cells, which is included in a memory block, is not erase-passed; determining, after the first erase period, an erase operation speed by applying a verify voltage to at least one of the plurality of word lines, and determining an effective erasing time for each word line based on the determined erase operation speed; and performing, in a second erase period, a second erase operation on the memory cells respectively connected to the plurality of word lines based on the determined effective erasing times.Type: GrantFiled: September 6, 2019Date of Patent: July 21, 2020Assignee: Samsung Electronics Co., LtdInventors: Ji-yoon Park, Wan-dong Kim, Seung-bum Kim, Deok-woo Lee, You-se Kim, Se-hwan Park, Jin-woo Park
-
Patent number: 10712954Abstract: Nonvolatile memory device includes a memory cell array and a control circuit. The memory cell array includes a plurality of memory blocks, the memory blocks including a plurality of memory cells coupled to word-lines respectively, the word-lines are stacked vertically on a substrate, and some memory cells of the plurality of memory cells are selected by sub-block unit smaller than one memory block. The control circuit divides sub-blocks of a first memory block into at least one bad sub-block and at least one normal sub-block based on error occurrence frequency of each of the sub-blocks, and applies different program/erase cycles to the at least one bad sub-block and the at least one normal sub-block based on a command and an address provided from external to the nonvolatile memory device. The at least one bad sub-block and the at least one normal sub-block are adjacent each other.Type: GrantFiled: August 24, 2018Date of Patent: July 14, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Bum Kim