Patents by Inventor Shih-Chieh Lin
Shih-Chieh Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11315932Abstract: A method for forming a memory structure includes: providing a substrate including a memory array region and a peripheral circuit region; forming a plurality of bit line structures in the memory array region; forming a dielectric layer in the peripheral circuit region; forming a plurality of contacts between the bit line structures; depositing a protective layer on the substrate; depositing a hard mask layer on the protective layer; etching back the hard mask layer to form a hard mask spacer on the first top surface of the protective layer and immediately adjacent to the peripheral circuit region; and etching the protective layer with the hard mask spacer as an etching mask to leave a protective feature at the boundary between the memory array region and the peripheral circuit region.Type: GrantFiled: May 27, 2020Date of Patent: April 26, 2022Assignee: WINBOND ELECTRONICS CORP.Inventors: Shih-Chieh Lin, Shuen-Hsiang Ke
-
Publication number: 20220068654Abstract: A method for forming a semiconductor memory structure includes forming a hard mask layer over a semiconductor substrate, etching the hard mask layer to form first mask patterns and second mask patterns, transferring the first and second mask patterns to the substrate to form semiconductor blocks, and thinning down the second mask element. After thinning down the second mask element, the thickness of the second mask elements is less than the thickness of the first mask elements. The method also includes forming a first capping layer to laterally extend over the first mask patterns and the second mask patterns, and etching the first capping layer and the second mask pattern to form contact openings.Type: ApplicationFiled: November 10, 2021Publication date: March 3, 2022Inventors: Shuen-Hsiang KE, Shih-Chieh LIN
-
Patent number: 11205574Abstract: A method for forming a semiconductor memory structure includes forming a hard mask layer over a semiconductor substrate, etching the hard mask layer to form first mask patterns and second mask patterns, transferring the first and second mask patterns to the substrate to form semiconductor blocks, and thinning down the second mask element. After thinning down the second mask element, the thickness of the second mask elements is less than the thickness of the first mask elements. The method also includes forming a first capping layer to laterally extend over the first mask patterns and the second mask patterns, and etching the first capping layer and the second mask pattern to form contact openings.Type: GrantFiled: March 5, 2020Date of Patent: December 21, 2021Assignee: WINBOND ELECTRONICS CORP.Inventors: Shuen-Hsiang Ke, Shih-Chieh Lin
-
Publication number: 20210375880Abstract: A method for forming a memory structure includes: providing a substrate including a memory array region and a peripheral circuit region; forming a plurality of bit line structures in the memory array region; forming a dielectric layer in the peripheral circuit region; forming a plurality of contacts between the bit line structures; depositing a protective layer on the substrate; depositing a hard mask layer on the protective layer; etching back the hard mask layer to form a hard mask spacer on the first top surface of the protective layer and immediately adjacent to the peripheral circuit region; and etching the protective layer with the hard mask spacer as an etching mask to leave a protective feature at the boundary between the memory array region and the peripheral circuit region.Type: ApplicationFiled: May 27, 2020Publication date: December 2, 2021Inventors: Shih-Chieh LIN, Shuen-Hsiang KE
-
Patent number: 11170867Abstract: A test system is provided that includes a memory test circuit, a memory, an input logic circuit, a bypass circuit, an output logic circuit and a register. The register is operated as a pipeline register of the memory test circuit and the output logic circuit. In a first test mode, the memory test circuit transmits a first test signal to the memory such that the memory outputs a memory output test signal to be stored in the register and further transmitted to the memory test circuit or the output logic circuit to perform test.Type: GrantFiled: February 5, 2020Date of Patent: November 9, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Shih-Chieh Lin, Sheng-Lin Lin
-
Patent number: 11131341Abstract: A dual membrane restrictor adapted to be connected to an oil supplying device, a loading device, and a recycling device is provided. The dual membrane restrictor includes a casing and first and second membranes. The casing has a first channel connected to the oil supplying device, first and second chambers, a second channel connected to the loading device, and a third channel connected to the recycling device. The first membrane is disposed in the first chamber divided into first upper and lower chambers by the first membrane. The first channel is connected to the first upper chamber. The second membrane is disposed in the second chamber divided into second upper and lower chambers by the second membrane. The second upper chamber is connected to the first lower chamber and the second channel. The second lower chamber is connected to the second channel and the third channel.Type: GrantFiled: August 25, 2020Date of Patent: September 28, 2021Assignee: National Tsing Hua UniversityInventors: Shih-Chieh Lin, Yu-Hsiang Lo, Yu-Hsin Lin
-
Publication number: 20210280430Abstract: A method for forming a semiconductor memory structure includes forming a hard mask layer over a semiconductor substrate, etching the hard mask layer to form first mask patterns and second mask patterns, transferring the first and second mask patterns to the substrate to form semiconductor blocks, and thinning down the second mask element. After thinning down the second mask element, the thickness of the second mask elements is less than the thickness of the first mask elements. The method also includes forming a first capping layer to laterally extend over the first mask patterns and the second mask patterns, and etching the first capping layer and the second mask pattern to form contact openings.Type: ApplicationFiled: March 5, 2020Publication date: September 9, 2021Inventors: Shuen-Hsiang KE, Shih-Chieh LIN
-
Publication number: 20210127096Abstract: A projection system and a projection image adjustment method thereof are provided. The projection image adjustment method is applicable to a processing device connected to multiple projectors, a display, and an input device, and includes the following steps. Arrangement information between the multiple projectors is obtained. Multiple adjustable areas corresponding to a projection image of each projector are simultaneously displayed on the display and the multiple adjustable areas are simultaneously displayed on projection images of the multiple projectors according to the arrangement information. A parameter setting interface corresponding to a first adjustable area among the multiple adjustable areas is displayed on the display. The first adjustable area corresponds to a first projector among the multiple projectors.Type: ApplicationFiled: October 23, 2020Publication date: April 29, 2021Applicant: Coretronic CorporationInventors: Shih-Chieh Lin, Chen-Ming Li, Kang-Shun Hsu, Chia-Yen Ou
-
Publication number: 20210027854Abstract: A memory device test circuit and a memory device test method are provided. The memory device test circuit is configured to test a memory device and includes a storage circuit, a comparison circuit and a control circuit. The storage circuit stores a test data. The comparison circuit is coupled to the storage circuit. The control circuit is coupled to the storage circuit, the comparison circuit, and the memory device and performs the following steps to test the memory device: writing the test data to the memory device; controlling the memory device to enter a power mode; controlling the memory device to enter a function mode; and controlling the comparison circuit to compare an output data of the memory device with the test data.Type: ApplicationFiled: July 9, 2020Publication date: January 28, 2021Inventors: SHENG-LIN LIN, SHIH-CHIEH LIN
-
Publication number: 20200273532Abstract: A test system is provided that includes a memory test circuit, a memory, an input logic circuit, a bypass circuit, an output logic circuit and a register. The register is operated as a pipeline register of the memory test circuit and the output logic circuit. In a first test mode, the memory test circuit transmits a first test signal to the memory such that the memory outputs a memory output test signal to be stored in the register and further transmitted to the memory test circuit or the output logic circuit to perform test.Type: ApplicationFiled: February 5, 2020Publication date: August 27, 2020Inventors: Shih-Chieh LIN, Sheng-Lin LIN
-
Patent number: 10570958Abstract: A hydrostatic bearing assembly including a bearing and two membrane throttles is provided. The bearing is adapted to be movably disposed on a slide rail and includes two sub-bearing portions that are disposed opposite to each other on two opposite sides of the slide rail. The two membrane throttles are adapted to be connected to a pump. The pump is adapted to supply a fluid through the two membrane throttles to flow between the two sub-bearing portions and the slide rail, and each of the membrane throttles includes a casing and a throttling membrane piece. At least one of the casing and the corresponding sub-bearing portion includes a chamber, an inlet and an outlet communicating with the chamber, and an outlet surface, wherein the pump is adapted to be connected to the inlet, and the slide rail is adapted to be disposed adjacent to the outlet. The throttling membrane piece is being positioned in the chamber covers on the outlet surface.Type: GrantFiled: December 4, 2018Date of Patent: February 25, 2020Assignee: Industrial Technology Research InstituteInventors: Ta-Hua Lai, Jung-Huang Liao, Shih-Chieh Lin
-
Patent number: 10509456Abstract: A method for power management by a rack management controller (RMC) of a server rack includes collecting power consumption data from a first baseboard management controller (BMC) of a first server in the server rack and sending the power consumption data to a management server. The RMC receives power requirements from the management server and determines a power setting based on the power consumption data and the power requirements. The RMC requests the first BMC to limit power consumption of the first server according to the power setting.Type: GrantFiled: May 6, 2016Date of Patent: December 17, 2019Assignee: QUANTA COMPUTER INC.Inventors: Shih-Chieh Lin, Wei-Yu Chien
-
Publication number: 20190252070Abstract: A medical device (10) for use in a Magnetic Resonance environment includes a keypad (22) having keys (24). Light sources (26) are disposed with respective keys of the keypad to illuminate the respective keys. At least one electronic processor (18) is programmed to: perform user interfacing operations in which user inputs are received via the keypad; during the user interfacing operations, control the light sources to selectively illuminate keys usable in the user interfacing operations; and controlling or configuring the medical device in accord with the user inputs received during the user interfacing operations.Type: ApplicationFiled: September 29, 2017Publication date: August 15, 2019Applicant: KONINKLIJKE PHILIPS N.V.Inventors: Mark Shih-Chieh LIN, Donald Alan FORRER JR, Ronald Paul CONSIGLIO, John Thomas JUDY, Francis Patrick O'NEILL
-
Patent number: 10194530Abstract: A microelectronic system includes a base and a semiconductor package mounted on the base. The base includes an internal conductive layer and a build-up layer on the internal conductive layer. The build-up layer includes a top conductive layer. A plurality of microvias is disposed in the build-up layer to electrically connect the top conductive layer with the internal conductive layer. A power/ground ball pad array is disposed in the top conductive layer. The power/ground ball pad array includes power ball pads and ground ball pads arranged in an array with a fixed ball pad pitch P, and the power/ground ball pad array includes a 4-ball pad unit area comprised of only one ground ball pad and three power ball pads, or comprised of only one power ball pad and three ground ball pads. The 4-ball pad unit area has a rectangular shape and a dimension of about 2P×2P.Type: GrantFiled: December 19, 2017Date of Patent: January 29, 2019Assignee: MEDIATEK INC.Inventors: Sheng-Ming Chang, Chia-Hui Liu, Shih-Chieh Lin, Chun-Ping Chen
-
Patent number: 10054161Abstract: A membrane restrictor adapted to be connected to a pump and a bearing is provided. The pump is adapted to supply fluid to a location between the bearing and the rail through the membrane. The bearing is adapted to be disposed on a rail. The membrane restrictor includes a casing and a membrane. The casing has a chamber, an inlet and an outlet communicating with each other through the chamber, and a restricting plane. The pump is adapted to be connected to the inlet; the bearing is adapted to be connected to the outlet. The membrane is disposed in the chamber. The restricting plane is an inner surface of the casing adjacent to the outlet and towards the membrane. Dimensionless stiffness of the membrane is Kr*, and 1.33?Kr*?2. Kr*=KrL0/(psAr). Here, Kr is stiffness of the membrane, L0 is a distance from the membrane to the restricting plane when no fluid is supplied by the pump (i.e., assembling clearance of the membrane), ps is pressure supplied by the pump, and Ar is an effective area of the restricting plane.Type: GrantFiled: August 22, 2017Date of Patent: August 21, 2018Assignee: National Tsing Hua UniversityInventors: Ta-Hua Lai, Shih-Chieh Lin
-
Patent number: 10012671Abstract: A MEMS device includes: a substrate; a proof mass suspended over the substrate, the proof mass including at least one proof mass body and a proof mass frame connected to and accommodating the proof mass body, the proof mass frame including at least one self-test frame; and at least one self-test electrode inside the self-test frame, and connected to the substrate; wherein when a voltage difference is applied between the self-test electrode and the self-test frame, the proof mass is driven to have an in-plane movement, and wherein the self-test electrode and the self-test frame do not form a sensing capacitor in between.Type: GrantFiled: November 3, 2015Date of Patent: July 3, 2018Assignee: RICHTEK TECHNOLOGY CORPORATIONInventor: Shih-Chieh Lin
-
Patent number: 9966032Abstract: A driving circuit in this disclosure includes plural stages of shift register circuits. Every stage in the shift register circuits includes an enabling control circuit, a first output circuit, a second output circuit and a disabling control circuit. The enabling circuit is configured to control the voltage of the first operation node according to enabling signal. The first output unit is configured to generate the first driving signal according to the voltage of the first operation node and the first clock signal. The second output unit is configured to generate the second driving signal according to the voltage of the first operation node and the second clock signal. The disabling control unit is used to pull low the voltage of the first operation node and output terminal of the first and second output unit to the reference voltage according to the first, third, and fourth clock signals.Type: GrantFiled: April 1, 2016Date of Patent: May 8, 2018Assignee: CHUNGHWA PICTURE TUBES, LTD.Inventors: Han-Lung Liu, Wei-Lien Sung, Wen-Chuan Wang, Shao-Lun Chang, Shih-Chieh Lin
-
Publication number: 20180116051Abstract: A microelectronic system includes a base and a semiconductor package mounted on the base. The base includes an internal conductive layer and a build-up layer on the internal conductive layer. The build-up layer includes a top conductive layer. A plurality of microvias is disposed in the build-up layer to electrically connect the top conductive layer with the internal conductive layer. A power/ground ball pad array is disposed in the top conductive layer. The power/ground ball pad array includes power ball pads and ground ball pads arranged in an array with a fixed ball pad pitch P, and the power/ground ball pad array includes a 4-ball pad unit area comprised of only one ground ball pad and three power ball pads, or comprised of only one power ball pad and three ground ball pads. The 4-ball pad unit area has a rectangular shape and a dimension of about 2P×2P.Type: ApplicationFiled: December 19, 2017Publication date: April 26, 2018Inventors: Sheng-Ming Chang, Chia-Hui Liu, Shih-Chieh Lin, Chun-Ping Chen
-
Patent number: 9883591Abstract: A microelectronic system includes a printed circuit board and a semiconductor package mounted on the printed circuit board. The printed circuit board includes a laminated core having an internal conductive layer and a build-up layer. The build-up layer includes a top conductive layer. Microvias are disposed in the build-up layer to connect the top conductive layer with the internal conductive layer. A power/ground ball pad array is disposed in the top conductive layer. The power/ground ball pad array includes power ball pads and ground ball pads arranged in an array with a fixed ball pad pitch P. The power/ground ball pad array includes a 4-ball pad unit area comprised of only one ground ball pad and three power ball pads, or comprised of only one power ball pad and three ground ball pads. The 4-ball pad unit area has a rectangular shape and a dimension of about 2P×2P.Type: GrantFiled: February 14, 2017Date of Patent: January 30, 2018Assignee: MEDIATEK INC.Inventors: Sheng-Ming Chang, Chia-Hui Liu, Shih-Chieh Lin, Chun-Ping Chen
-
Patent number: D807448Type: GrantFiled: June 9, 2015Date of Patent: January 9, 2018Assignee: Dyaco International Inc.Inventors: Ghun-Kai Tseng, Shih-Chieh Lin, Jia-Ling Lu