Patents by Inventor Steven P. Young
Steven P. Young has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6933747Abstract: Structures enabling the efficient testing of interconnect in programmable logic devices (PLDS), and methods utilizing these structures. A PLD includes a non-homogeneous array of programmable logic blocks and an array of standardized interconnect blocks, where the same interconnect block is used for different types of logic blocks. Coupled between each of the interconnect blocks and the associated logic block is a standardized test structure, allowing the same test configuration to be used for each interconnect block even though the interconnect blocks are associated with logic blocks of different types. In some embodiments, one or more types of logic blocks are not associated with standardized test structures. These logic blocks are coupled directly to their associated interconnect blocks, and are preferably of a type that can be configured to emulate the standardized test structure. Thus, by a correct application of configuration data all of the interconnect blocks display the same behavior.Type: GrantFiled: October 10, 2003Date of Patent: August 23, 2005Assignee: Xilinx, Inc.Inventors: Trevor J. Bauer, Steven P. Young, Ramakrishna K. Tanikella
-
Patent number: 6864715Abstract: Described are circuits and methods for aligning data and clock signals. Circuits in accordance with some embodiments separate incoming data into three differently timed data signals: an early signal, an intermediate signal, and a late signal. The timing of the three data signals can be collectively moved with respect to the clock signal. In addition, the temporal spacing between the three signals can be adjusted so that the early and late signals define a window encompassing the intermediate signal. The three signals are aligned with respect to the clock edge to center the intermediate data signal on the clock edge. The early and late signals can be monitored to identify changes in the relative timing of the clock and data signals. Some embodiments automatically alter the timing of the data and/or clock signals to keep the intermediate data signal centered on the clock edge.Type: GrantFiled: February 27, 2003Date of Patent: March 8, 2005Assignee: Xilinx, Inc.Inventors: Trevor J. Bauer, Steven P. Young, Christopher D. Ebeling, Jason R. Bergendahl, Arthur J. Behiel
-
Patent number: 6847228Abstract: A configurable logic block (CLB) slice is provided that includes a single path for a carry input signal to propagate through the CLB slice as a carry output signal. This single path includes a multiplexer that is configured to receive the input signals (including the carry input signal) and provides an output signal that can be routed as the carry output signal. A driver circuit can be coupled to the output terminal of the multiplexer, thereby improving the drive of the single path. A separate path is provided in parallel with the first multiplexer path, thereby enabling the carry input signal to be applied to exclusive OR gates within the CLB slice, or to be provided as an intermediate carry output signal. The single path provides a relatively fast and consistent manner of routing the carry input signal through the CLB slice as the carry output signal. The first and second paths accommodate a carry initialization signal as well as an intermediate carry input signal.Type: GrantFiled: November 19, 2002Date of Patent: January 25, 2005Assignee: Xilinx, Inc.Inventors: Patrick J. Crotty, Tao Pi, Steven P. Young
-
Publication number: 20040268286Abstract: A general purpose interface tile of a first integrated circuit includes a plurality of micropads. A second integrated circuit may be stacked on the first integrated circuit such that signals from the second integrated circuit are communicated through the micropads and the interface tile to other circuitry on the first integrated circuit. Similarly, signals from the first integrated circuit are communicated through the interface tile and the micropads to the second integrated circuit. In the event that the first integrated circuit is a programmable logic device having a programmable interconnect structure, the interface tile is part of and hooks into the programmable interconnect structure and provides a general purpose mechanism for coupling signals from the second integrated circuit to the programmable interconnect structure and/or for coupling signals from the programmable interconnect structure to the second integrated circuit.Type: ApplicationFiled: June 30, 2003Publication date: December 30, 2004Applicant: Xilinx, Inc.Inventors: Bernard J. New, Robert O. Conn, Steven P. Young, Edel M. Young
-
Publication number: 20040239365Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: ApplicationFiled: July 9, 2004Publication date: December 2, 2004Applicant: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Publication number: 20040216074Abstract: Structures and methods for selectively applying a well bias to only those portions of a PLD where such a bias is necessary or desirable, e.g., applying a positive well bias to transistors on critical paths within a user's design. A substrate for an integrated circuit includes a plurality of wells, each of which can be independently and programmably biased with the same or a different well bias voltage. In one embodiment, FPGA implementation software automatically determines the critical paths and generates a configuration bitstream that enables positive well biasing only for the transistors participating in the critical paths, or only for programmable logic elements (e.g., CLBs or lookup tables) containing those transistors. In another embodiment, negative well biasing is selectively applied to reduce leakage current.Type: ApplicationFiled: May 25, 2004Publication date: October 28, 2004Applicant: Xilinx, Inc.Inventors: Michael J. Hart, Steven P. Young, Stephen M. Trimberger
-
Patent number: 6798241Abstract: Described are methods and circuits for aligning data and clock signals. Methods in accordance with some embodiments separate incoming data into three differently timed data signals: an early signal, an intermediate signal, and a late signal. The timing of the three data signals can be collectively moved with respect to the clock signal. In addition, the temporal spacing between the three signals can be adjusted so that the early and late signals define a window encompassing the intermediate signal. The three signals are aligned with respect to the clock edge to center the intermediate data signal on the clock edge. The early and late signals can be monitored to identify changes in the relative timing of the clock and data signals. Some embodiments automatically alter the timing of the data and/or clock signals to keep the intermediate data signal centered on the clock edge.Type: GrantFiled: February 27, 2003Date of Patent: September 28, 2004Assignee: Xilinx, Inc.Inventors: Trevor J. Bauer, Steven P. Young, Christopher D. Ebeling, Jason R. Bergendahl, Arthur J. Behiel
-
Patent number: 6798239Abstract: Interconnecting logic provides connectivity of an embedded fixed logic circuit, or circuits, with programmable logic fabric of a programmable gate array such that the fixed logic circuit functions as an extension of the programmable logic fabric. The interconnecting logic includes interconnecting tiles and may further include interfacing logic. The interconnecting tiles provide selective connectivity between inputs and/or outputs of the fixed logic circuit and the interconnects of the programmable logic fabric. The interfacing logic, when included, provides logic circuitry that conditions data transfers between the fixed logic circuit and the programmable logic fabric.Type: GrantFiled: September 28, 2001Date of Patent: September 28, 2004Assignee: Xilinx, Inc.Inventors: Stephen M. Douglass, Steven P. Young, Nigel G. Herron, Mehul R. Vashi, Jane W. Sowards
-
Patent number: 6777980Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: GrantFiled: January 15, 2003Date of Patent: August 17, 2004Assignee: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6777978Abstract: Structures and methods for selectively applying a well bias to only those portions of a PLD where such a bias is necessary or desirable, e.g., applying a positive well bias to transistors on critical paths within a user's design. A substrate for an integrated circuit includes a plurality of wells, each of which can be independently and programmably biased with the same or a different well bias voltage. In one embodiment, FPGA implementation software automatically determines the critical paths and generates a configuration bitstream that enables positive well biasing only for the transistors participating in the critical paths, or only for programmable logic elements (e.g., CLBs or lookup tables) containing those transistors. In another embodiment, negative well biasing is selectively applied to reduce leakage current.Type: GrantFiled: July 21, 2003Date of Patent: August 17, 2004Assignee: Xilinx, Inc.Inventors: Michael J. Hart, Steven P. Young, Stephen M. Trimberger
-
Patent number: 6775342Abstract: After a delay lock loop synchronizes a reference clock signal with a skewed clock signal, a digital phase shifter can be used to shift the skewed clock signal by a small amount with respect to the reference clock signal. The tap/trim settings of a delay line in the main path of the delay lock loop can be transmitted to the digital phase shifter, thereby informing the digital phase shifter of the period of the reference clock signal. In response, the digital phase shifter provides a phase control signal that introduces a delay, which is referenced to the period of the reference clock signal, to either the reference clock signal or the skew clock signal. The phase control signal is proportional to a predetermined fraction of the period of the reference clock signal. The digital phase shifter can be controlled to operate in several modes. In a first fixed mode, the digital phase shifter introduces delay to the skew clock signal.Type: GrantFiled: October 6, 2000Date of Patent: August 10, 2004Assignee: Xilinx, Inc.Inventors: Steven P. Young, John D. Logue, Andrew K. Percey, F. Erich Goetting, Alvin Y. Ching
-
Patent number: 6768338Abstract: A structure that can be used, for example, to implement a lookup table for a programmable logic device (PLD). The structure includes configuration memory cells, pass transistors, and a buffer. The pass transistors pass the output of a selected configuration memory cell to the buffer, and are controlled by data input signals of the structure. The pass transistors have a first oxide thickness and are controlled by a value having a first operating voltage. The memory cells and buffer include transistors having a second oxide thickness thinner than the first oxide thickness, and operate at a second operating voltage lower than the first operating voltage. The data input signals are provided at the first operating voltage. Some embodiments include data generating circuits that include transistors having the first oxide thickness. Gate lengths can also vary between the memory cell transistors, pass transistors, buffer transistors, and data generating circuits.Type: GrantFiled: January 30, 2003Date of Patent: July 27, 2004Assignee: Xilinx, Inc.Inventors: Steven P. Young, Venu M. Kondapalli, Martin L. Voogel
-
Patent number: 6768335Abstract: A multiplexer that can be used, for example, in a programmable logic device (PLD). The multiplexer includes a plurality of pass transistors passing a selected one of several input values to an internal node, which drives a buffer that provides the multiplexer output signal. The pass transistors can be controlled, for example, by values stored in memory cells of a PLD. The pass transistors have a first oxide thickness and are controlled by a value having a first operating voltage. The buffer includes transistors having a second and thinner oxide thickness, and is operated at a second and lower operating voltage. Where memory cells are used to control the pass transistors, the memory cells include transistors having the first oxide thickness and operate at the first operating voltage. Some embodiments also include transistors of varying gate length for each of the pass transistors, buffer transistors, and memory cell transistors.Type: GrantFiled: January 30, 2003Date of Patent: July 27, 2004Assignee: Xilinx, Inc.Inventors: Steven P. Young, Michael J. Hart, Venu M. Kondapalli, Martin L. Voogel
-
Patent number: 6759869Abstract: A method for using an FPGA to implement a crossbar switch is described. Rather than using signals routed through the general FPGA routing resources to control connectivity of the crossbar switch, the input signals only carry crossbar switch data, and the connectivity is controlled by FPGA configuration data. The crossbar switch is implemented in two parts: a template of basic and constant routing to carry input signals through the switch array in one dimension and output signals from the array in another dimension, and a connectivity part controlled by a connectivity table or algorithm to generate partial reconfiguration bitstreams that determine which of the input signals is to be connected to which of the output signals.Type: GrantFiled: June 5, 2002Date of Patent: July 6, 2004Assignee: Xilinx, Inc.Inventors: Steven P. Young, Peter H. Alfke, Trevor J. Bauer, Colm P. Fewer
-
Patent number: 6708191Abstract: An improved CLB architecture, wherein the use of dedicated AND gates to generate a carry chain input signal facilitates low latency multiplication and makes efficient use of four-input function generators. In one embodiment of the invention, when multiplication using a binary addition tree algorithm is used, AND gates to implement single-bit multiplication are provided within the available function generators and duplicated in a dedicated AND gate accessible outside the corresponding function generator as a carry-chain input signal. In another embodiment, carry chain multiplexers can be selectively configured as AND or OR gates to facilitate certain arithmetic or comparison functions for the outputs of a plurality of function generators.Type: GrantFiled: July 9, 2002Date of Patent: March 16, 2004Assignee: Xilinx, Inc.Inventors: Kenneth D. Chapman, Steven P. Young
-
Publication number: 20040025135Abstract: Structures and methods for selectively applying a well bias to only those portions of a PLD where such a bias is necessary or desirable, e.g., applying a positive well bias to transistors on critical paths within a user's design. A substrate for an integrated circuit includes a plurality of wells, each of which can be independently and programmably biased with the same or a different well bias voltage. In one embodiment, FPGA implementation software automatically determines the critical paths and generates a configuration bitstream that enables positive well biasing only for the transistors participating in the critical paths, or only for programmable logic elements (e.g., CLBs or lookup tables) containing those transistors. In another embodiment, negative well biasing is selectively applied to reduce leakage current.Type: ApplicationFiled: July 21, 2003Publication date: February 5, 2004Applicant: Xilinx, Inc.Inventors: Michael J. Hart, Steven P. Young, Stephen M. Trimberger
-
Patent number: 6621325Abstract: Structures and methods for selectively applying a well bias to only those portions of a PLD where such a bias is necessary or desirable, e.g., applying a positive well bias to transistors on critical paths within a user's design. A substrate for an integrated circuit includes a plurality of wells, each of which can be independently and programmably biased with the same or a different well bias voltage. In one embodiment, FPGA implementation software automatically determines the critical paths and generates a configuration bitstream that enables positive well biasing only for the transistors participating in the critical paths, or only for programmable logic elements (e.g., CLBs or lookup tables) containing those transistors. In another embodiment, negative well biasing is selectively applied to reduce leakage current.Type: GrantFiled: September 18, 2001Date of Patent: September 16, 2003Assignee: Xilinx, Inc.Inventors: Michael J. Hart, Steven P. Young, Daniel Gitlin, Hua Shen, Stephen M. Trimberger
-
Patent number: 6621296Abstract: A fast, space-efficient lookup table (LUT) for programmable logic devices (PLDs) in which the write decoder, read decoder and memory block of the LUT are modified to improve performance while providing a highly efficient layout. Both the write decoder and the read decoder are controlled by LUT input signals, and data signals are transmitted directly to each memory circuit of the memory block (i.e., without passing through the write decoder). The read decoder includes a multiplexing circuit made up of a series of multiplexers that are directly controlled by the input signals received from the interconnect resources of the PLD. In one embodiment, a configurable logic block is provided with a single write decoder that is shared by a first LUT and a second LUT.Type: GrantFiled: November 15, 2002Date of Patent: September 16, 2003Assignee: Xilinx, Inc.Inventors: Richard A. Carberry, Steven P. Young, Trevor J. Bauer
-
Patent number: 6612546Abstract: A valve, such as a gate valve, includes a housing having a fluid conduit and defining a valve seat and a support surface, a seal plate, a counter plate, an actuator for moving the seal plate and the counter plate between an open position and a closed position, and a coupling mechanism operatively coupled between the seal plate, the counter plate, and the actuator. The seal plate is in sealed engagement with the valve seat, and the counter plate is in engagement with the support surface in the closed position. The coupling mechanism retracts the counter plate from the support surface subsequent to retraction of the seal plate from the valve seat as the valve is opened.Type: GrantFiled: August 1, 2001Date of Patent: September 2, 2003Assignee: Varian, Inc.Inventors: Steven P. Young, Vaclav Myslivec
-
Patent number: 6603332Abstract: An apparatus for implementing fast sum-of-products logic in an FPGA is disclosed. The apparatus includes a CLB including a plurality of slices and a second-level logic circuit to combine the outputs of the slices. Typically, the second-level logic circuit is an OR gate or its equivalent that implements the sum portion of the sum-of-products expression. Alternatively, a combining gate may be included within the slice to combine the output of one slice with the output of another slice. In this case the combing gates of each of the slices are connected in series to sum the result of the product operation of a given slice with the product operations from preceding slices. The slice may also include a dedicated function generator to increase the performance of each slice to implement wide functions, particularly sum-of-products functions. The dedicated function generator may include an AND gate and an OR gate with a multiplexer as a selector.Type: GrantFiled: November 9, 2001Date of Patent: August 5, 2003Assignee: Xilinx, Inc.Inventors: Alireza S. Kaviani, Sundararajarao Mohan, Ralph D. Wittig, Steven P. Young, Bernard J. New