Patents by Inventor Ta-Lee Yu
Ta-Lee Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6872987Abstract: A novel device structure and process are described for an SCR ESD protection device used with shallow trench isolation structures. The invention incorporates polysilicon gates bridging SCR diode junction elements and also bridging between SCR elements and neighboring STI structures. The presence of the strategically located polysilicon gates effectively counters the detrimental effects of non-planar STI “pull down” regions as well as compensating for the interaction of silicide structures and the effective junction depth of diode elements bounded by STI elements. Connecting the gates to appropriate voltage sources such as the SCR anode input voltage and the SCR cathode voltage, typically ground, reduces normal operation leakage of the ESD protection device.Type: GrantFiled: June 16, 2003Date of Patent: March 29, 2005Assignee: Taiwan Semiconductor Manufacturing Co.Inventor: Ta-Lee Yu
-
Patent number: 6867103Abstract: A method to form transistors having improved ESD performance in the manufacture of an integrated circuit device is achieved. The method includes providing a SOI substrate with a doped silicon layer and a buried oxide layer. The doped silicon layer has a first conductivity type and overlies the buried oxide layer. Ions are implanted into the SOI substrate to form higher concentration regions in the doped silicon layer. The higher concentration regions have the first conductivity type and are formed substantially below the top surface of the doped silicon layer. MOS gates are formed. These MOS gates include an electrode layer overlying the doped silicon layer with a gate oxide layer therebetween. Source and drain regions are formed in the doped silicon layer to complete the transistors in the manufacture of the integrated circuit device. The source and drain regions contact the higher concentration regions and have a second conductivity type.Type: GrantFiled: May 24, 2002Date of Patent: March 15, 2005Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Patent number: 6815821Abstract: A seal ring structure having an electrostatic discharge protection function, suitable for a conductive first-type substrate which has a bias provided by a second power source. The new seal ring scheme including a conductive second-type doped diffusion region located on the first-type substrate; and a metal conductive structure, comprising at least a metal layer and a connection conductor, wherein the connection conductor is connected to the conductive second-type doped diffusion region and to a bias provided by a first power source and to the metal layer.Type: GrantFiled: August 14, 2002Date of Patent: November 9, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Ta-Lee Yu
-
Patent number: 6803789Abstract: The present invention discloses a high voltage tolerant output buffer, which is compatible with a 5-volt input signal on its output node while operating with a 3.3-volt power supply. The high voltage tolerant output buffer includes a NAND gate, a NOR gate, a pair of pull-up transistors, a pair of pull-down transistors, a pair of enable transistors, an inhibit transistor, and a substrate bias circuit. The present invention overcomes the problems due to the degradation of gate-oxide integrity reliability and reduces the fabrication cost by minimizing the chip size.Type: GrantFiled: October 4, 2002Date of Patent: October 12, 2004Assignee: Semiconductor Manufacturing International CorporationInventors: Ta-Lee Yu, Paul H. Ou Yang
-
Publication number: 20040169230Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: ApplicationFiled: March 2, 2004Publication date: September 2, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventor: Ta-Lee Yu
-
Publication number: 20040169231Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: ApplicationFiled: March 2, 2004Publication date: September 2, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventor: Ta-Lee Yu
-
Publication number: 20040169234Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: ApplicationFiled: March 2, 2004Publication date: September 2, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventor: Ta-Lee Yu
-
Patent number: 6762439Abstract: A new electrostatic discharge protection device is achieved. A p-well region is in a semiconductor substrate. An n+ region in the p-well region is connected to a first voltage supply. An n-well region in the p-well region is spaced from the n+ region such that a depletion region will extend therebetween during normal operation. A p+ region in the n-well region is connected to a second voltage supply of greater value than the first voltage supply during normal operation. Current is conducted through the n+ region to the p+ region during an electrostatic discharge event.Type: GrantFiled: July 5, 2001Date of Patent: July 13, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shui-Hung Chen, Jian-Hsing Lee, Jiaw-Ren Shih, Ta-Lee Yu
-
Patent number: 6756642Abstract: In a high voltage n-channel MOS structure, inserting p+ diffusion and an n-well into NMOS drain area, along with providing ESD protection by means of forming parasitic SCR, allows using signal of 5V and decreases snapback voltage below 2V.Type: GrantFiled: November 7, 2002Date of Patent: June 29, 2004Assignee: Taiwan SEmiconductor Manufacturing Co., LtdInventors: Jian-Hsing Lee, Ta-Lee Yu, Shui-Hung Chen
-
Patent number: 6737682Abstract: A new method to form a LVT-SCR device in the manufacture of an integrated circuit device is achieved. The method comprises providing a SOI substrate comprising a silicon layer overlying a buried oxide layer. The silicon layer further comprises a first well of a first type and a second well of a second type. First and second doped regions of the first type are formed. The first doped region is in the first well. The second doped region is in the second well and forms an anode. Third, fourth, and fifth doped regions of the second type are formed. The third and fourth doped regions are in the first well. The fifth doped region is partly in the first well and partly in the second well. The first and third doped regions form a cathode. First and second gates are formed overlying the silicon layer. The first gate is between the third and fourth doped regions. The second gate is between the fourth and fifth doped regions. The doped regions are not separated by isolation oxide.Type: GrantFiled: July 30, 2002Date of Patent: May 18, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Publication number: 20040089909Abstract: In a high voltage n-channel MOS structure, inserting p+ diffusion and an n-well into NMOS drain area, along with providing ESD protection by means of forming parasitic SCR, allows using signal of 5V and decreases snapback voltage below 2V.Type: ApplicationFiled: November 7, 2002Publication date: May 13, 2004Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jian-Hsing Lee, Ta-Lee Yu, Shui-Hung Chen
-
Publication number: 20040075146Abstract: A novel device structure and process are described for an SCR ESD protection device used with shallow trench isolation structures. The invention incorporates an SCR device with all SCR elements essentially contained within the same active area without STI elements being interposed between the device anode and cathode elements. This enhances ESD performance by eliminating thermal degradation effects caused by interposing STI structures, and enhances the parasitic bipolar characteristics essential to ESD event turn on. Enabling this unique design is the use of an insulation oxide surface feature which prevents the formation of contact salicides in unwanted areas. This design is especially suited to silicon-on-insulator design, as well as conventional SCR and LVTSCR designs.Type: ApplicationFiled: December 2, 2003Publication date: April 22, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventor: Ta-Lee Yu
-
Patent number: 6720622Abstract: A novel device structure and process are described for an SCR ESD protection device used with shallow trench isolation structures. The invention incorporates an SCR device with all SCR elements essentially contained within the sane active area without STI elements being interposed between the device anode and cathode elements. This enhances ESD performance by eliminating thermal degradation effects caused by interposing STI structures, and enhances the parasitic bipolar characteristics essential to ESD event turn on. Enabling this unique design is the use of an insulation oxide surface feature which prevents the formation of contact salicides in unwanted areas. This design is especially suited to silicon-on-insulator design, as well as conventional SCR and LVTSCR designs.Type: GrantFiled: July 5, 2002Date of Patent: April 13, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Patent number: 6720625Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: GrantFiled: October 8, 2002Date of Patent: April 13, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Publication number: 20040033645Abstract: A method to form a SCR device in the manufacture of an integrated circuit device is achieved. The method comprises providing a SOI substrate comprising a silicon layer overlying a buried oxide layer. The silicon layer further comprises a first well of a first type and a second well of a second type. A first heavily doped region of the first type is formed in the second well to form an anode terminal. A second heavily doped region of the second type is formed in the first well to form a cathode terminal and to complete the SCR device. A gate isolation method is described. A salicide method is described. LVT-SCR methods, including a floating-well, LVT-SCR method, are described.Type: ApplicationFiled: August 13, 2003Publication date: February 19, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventor: Ta Lee Yu
-
Patent number: 6674622Abstract: This invention provides a circuit and a method for protecting electronic circuits from electrostatic damage ESD. The invention teaches a dynamic floating silicon-controlled rectifier SCR for use as an ESD clamp. The n-well of the SCR is biased to the supply voltage Vdd under normal conditions to provide good latch-up performance. During ESD events, the n-well is floated to improve clamping performance. In addition, this invention utilizes a floating-well control circuit which provides better latch-up immunity during normal operation after the ESD event has passed.Type: GrantFiled: January 4, 2002Date of Patent: January 6, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Ta-Lee Yu, Jian-Hsing Lee
-
Patent number: 6670245Abstract: The present invention provides a method for fabricating an ESD device. First, a substrate undergoes first implantation to form a first first-type well comprising an electrostatic discharge region. Next, second implantation is performed on the substrate and the electrostatic discharge region to form a second first-type well and an ESD device. Finally, gates, sources, and drains are formed to complete the process.Type: GrantFiled: October 12, 2001Date of Patent: December 30, 2003Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Ta-Lee Yu
-
Publication number: 20030213971Abstract: A novel device structure and process are described for an SCR ESD protection device used with shallow trench isolation structures. The invention incorporates polysilicon gates bridging SCR diode junction elements and also bridging between SCR elements and neighboring STI structures. The presence of the strategically located polysilicon gates effectively counters the detrimental effects of non-planar STI “pull down” regions as well as compensating for the interaction of silicide structures and the effective junction depth of diode elements bounded by STI elements. Connecting the gates to appropriate voltage sources such as the SCR anode input voltage and the SCR cathode voltage, typically ground, reduces normal operation leakage of the ESD protection device.Type: ApplicationFiled: June 16, 2003Publication date: November 20, 2003Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventor: Ta-Lee Yu
-
Patent number: 6642088Abstract: A method to form a SCR device in the manufacture of an integrated circuit device is achieved. The method comprises providing a SOI substrate comprising a silicon layer overlying a buried oxide layer. The silicon layer further comprises a first well of a first type and a second well of a second type. A first heavily doped region of the first type is formed in the second well to form an anode terminal. A second heavily doped region of the second type is formed in the first well to form a cathode terminal and to complete the SCR device. A gate isolation method is described. A salicide method is described. LVT-SCR methods, including a floating-well, LVT-SCR method, are described.Type: GrantFiled: April 10, 2002Date of Patent: November 4, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta Lee Yu
-
Patent number: 6605493Abstract: A novel device structure and process are described for an SCR ESD protection device used with shallow trench isolation structures. The invention incorporates polysilicon gates bridging SCR diode junction elements and also bridging between SCR elements and neighboring STI structures. The presence of the strategically located polysilicon gates effectively counters the detrimental effects of non-planar STI “pull down” regions as well as compensating for the interaction of silicide structures and the effective junction depth of diode elements bounded by STI elements. Connecting the gates to appropriate voltage sources such as the SCR anode input voltage and the SCR cathode voltage, typically ground, reduces normal operation leakage of the ESD protection device.Type: GrantFiled: August 29, 2001Date of Patent: August 12, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu