Patents by Inventor Vincent J. McGahay
Vincent J. McGahay has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180226308Abstract: A time temperature monitoring system and method for use with a microchip or similar structure. A disclosed system includes: a substrate having an active region; a dopant source located proximate the active region; an activation system for activating a diffusion of the dopant source into the active region; and a set of spatially distributed electrodes embedded in the active region of the substrate, wherein the electrodes are configured to detect the diffusion in the active region at varying distances from the dopant source to provide time temperature information.Type: ApplicationFiled: April 10, 2018Publication date: August 9, 2018Inventors: Taryn J. Davis, Jonathan R. Fry, Terence L. Kane, Christopher F. Klabes, Andrew J. Martin, Vincent J. McGahay, Kathryn E. Schlichting, Melissa A. Smith
-
Patent number: 10032683Abstract: A time temperature monitoring system and method for use with a microchip or similar structure. A disclosed system includes: a substrate having an active region; a dopant source located proximate the active region; an activation system for activating a diffusion of the dopant source into the active region; and a set of spatially distributed electrodes embedded in the active region of the substrate, wherein the electrodes are configured to detect the diffusion in the active region at varying distances from the dopant source to provide time temperature information.Type: GrantFiled: June 16, 2015Date of Patent: July 24, 2018Assignee: International Business Machines CorporationInventors: Taryn J. Davis, Jonathan R. Fry, Terence L. Kane, Christopher F. Klabes, Andrew J. Martin, Vincent J. McGahay, Kathryn E. Schlichting, Melissa A. Smith
-
Publication number: 20170277823Abstract: A metal interconnect structure, a system and method of manufacture, wherein a design layout includes results in forming at least two trenches of different trench depths. The method uses a slightly modified BEOL processing stack to prevent metal interconnect structures from encroaching upon an underlying hard mask dielectric or metallic hard mask layer. Thus two trench depths are obtained by tuning parameters of the system and allowing areas exposed by two masks to have deeper trenches. Here, the BEOL Stack processing is modified to enable two trench depths by using a hardmask that defines the lowest etch depth. The design may be optimized by software which optimizes a design for electromigration (or setup timing violations) by utilizing secondary trench depths, checking space opportunity around wires, pushing wires out to generate space and converting a wire to deep trench wire.Type: ApplicationFiled: June 9, 2017Publication date: September 28, 2017Inventors: Stephen E. Greco, Vincent J. McGahay, Rasit O. Topaloglu
-
Patent number: 9710592Abstract: A metal interconnect structure, a system and method of manufacture, wherein a design layout includes results in forming at least two trenches of different trench depths. The method uses a slightly modified BEOL processing stack to prevent metal interconnect structures from encroaching upon an underlying hard mask dielectric or metallic hard mask layer. Thus two trench depths are obtained by tuning parameters of the system and allowing areas exposed by two masks to have deeper trenches. Here, the BEOL Stack processing is modified to enable two trench depths by using a hardmask that defines the lowest etch depth. The design may be optimized by software which optimizes a design for electromigration (or setup timing violations) by utilizing secondary trench depths, checking space opportunity around wires, pushing wires out to generate space and converting a wire to deep trench wire.Type: GrantFiled: October 14, 2015Date of Patent: July 18, 2017Assignee: International Business Machines CorporationInventors: Stephen E. Greco, Vincent J. McGahay, Rasit O. Topaloglu
-
Publication number: 20160372391Abstract: A time temperature monitoring system and method for use with a microchip or similar structure. A disclosed system includes: a substrate having an active region; a dopant source located proximate the active region; an activation system for activating a diffusion of the dopant source into the active region; and a set of spatially distributed electrodes embedded in the active region of the substrate, wherein the electrodes are configured to detect the diffusion in the active region at varying distances from the dopant source to provide time temperature information.Type: ApplicationFiled: June 16, 2015Publication date: December 22, 2016Inventors: Taryn J. Davis, Jonathan R. Fry, Terence L. Kane, Christopher F. Klabes, Andrew J. Martin, Vincent J. McGahay, Kathryn E. Schlichting, Melissa A. Smith
-
Patent number: 9502325Abstract: A structure and method for fabricating a continuous cooling channel in the back end of line wiring levels of an integrated circuit (IC) chip is provided. This continuous cooling channel may provide a path for a cooling source such as a fluid pumped from an external fluidic-cooling circulation driver to make physical contact locally with and cool the back end levels within the IC chip that may generate heat as a byproduct of the IC device's routine operations. Such a cooling structure is achieved by removing a horizontal portion of a barrier layer from an intermediate region of an interlevel interconnect structure, selective to a vertical portion of the barrier layer located on a sidewall of the interlevel interconnect structure, using gas cluster ion beam etching as well as removing the bulk conductor by additional means.Type: GrantFiled: May 19, 2016Date of Patent: November 22, 2016Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Patent number: 9454631Abstract: Via-level design shapes are mapped into stitch regions of line-level design shapes design in an overlying conductive line level. A via-catching design shape is provided in an underlying conductive line level for each stitch region that does not correspond to a via-level design shape. The shapes of the stitch regions and the via-catch design shapes can be adjusted to comply with design rule constraints. Further, stitches can be optionally moved into a neighboring line-level design shape to resolve design rule conflicts. The modified design layout can eliminate via-level design shapes once all via-level design shapes are replaced with a corresponding stitch region, thereby eliminating the need to provide a via level lithographic mask. A metal interconnect structure embodying the modified design layout can be formed by employing a set of hard mask layers and without employing a lithographic mask for a via level.Type: GrantFiled: May 23, 2014Date of Patent: September 27, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen E. Greco, Vincent J. McGahay, Rasit O. Topaloglu
-
Patent number: 9443776Abstract: A test structure used to determine reliability performance includes a patterned metallization structure having multiple interfaces, which provide stress risers. A dielectric material surrounds the metallization structure, where a mismatch in coefficients of thermal expansion (CTE) between the metallization structure and the surrounding dielectric material exist such that a thermal strain value is provided to cause failures under given stress conditions as a result of CTE mismatch to provide a yield indicative of reliability for a manufacturing design.Type: GrantFiled: June 3, 2015Date of Patent: September 13, 2016Assignee: GlobalFoundries, Inc.Inventors: Ronald G. Filippi, Jason P. Gill, Vincent J. McGahay, Paul S. McLaughlin, Conal E. Murray, Hazara S. Rathore, Thomas M. Shaw, Ping-Chuan Wang
-
Publication number: 20160254208Abstract: A structure and method for fabricating a continuous cooling channel in the back end of line wiring levels of an integrated circuit (IC) chip is provided. This continuous cooling channel may provide a path for a cooling source such as a fluid pumped from an external fluidic-cooling circulation driver to make physical contact locally with and cool the back end levels within the IC chip that may generate heat as a byproduct of the IC device's routine operations. Such a cooling structure is achieved by removing a horizontal portion of a barrier layer from an intermediate region of an interlevel interconnect structure, selective to a vertical portion of the barrier layer located on a sidewall of the interlevel interconnect structure, using gas cluster ion beam etching as well as removing the bulk conductor by additional means.Type: ApplicationFiled: May 19, 2016Publication date: September 1, 2016Inventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Patent number: 9412654Abstract: After forming a copper seed layer on a diffusion barrier layer present on sidewalls and a bottom surface of at least one opening, a graphene sacrificial layer is deposited over the copper seed layer before the copper seed layer is exposed to an environment that oxidizes the copper seed layer, thus providing process flexibility for longer queue times (Q-times) between copper seed layer deposition and copper plating. Next, the graphene sacrificial layer is subjected to a plasma treatment to introduce disorders and defects into the graphene sacrificial layer for removal just before the copper plating. The entire structure is then immersed in a copper plating solution. The copper plating solution dissolves the plasma treated graphene sacrificial layer and forms a copper-containing layer on the re-exposed copper seed layer.Type: GrantFiled: April 27, 2015Date of Patent: August 9, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Junjing Bao, Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Richard S. Wise, Yiheng Xu
-
Patent number: 9385062Abstract: A structure and method for fabricating a continuous cooling channel in the back end of line wiring levels of an integrated circuit (IC) chip is provided. This continuous cooling channel may provide a path for a cooling source such as a fluid pumped from an external fluidic-cooling circulation driver to make physical contact locally with and cool the back end levels within the IC chip that may generate heat as a byproduct of the IC device's routine operations. Such a cooling structure is achieved by removing a horizontal portion of a barrier layer from an intermediate region of an interlevel interconnect structure, selective to a vertical portion of the barrier layer located on a sidewall of the interlevel interconnect structure, using gas cluster ion beam etching as well as removing the bulk conductor by additional means.Type: GrantFiled: March 11, 2016Date of Patent: July 5, 2016Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Publication number: 20160181173Abstract: A structure and method for fabricating a continuous cooling channel in the back end of line wiring levels of an integrated circuit (IC) chip is provided. This continuous cooling channel may provide a path for a cooling source such as a fluid pumped from an external fluidic-cooling circulation driver to make physical contact locally with and cool the back end levels within the IC chip that may generate heat as a byproduct of the IC device's routine operations. Such a cooling structure is achieved by removing a horizontal portion of a barrier layer from an intermediate region of an interlevel interconnect structure, selective to a vertical portion of the barrier layer located on a sidewall of the interlevel interconnect structure, using gas cluster ion beam etching as well as removing the bulk conductor by additional means.Type: ApplicationFiled: December 18, 2014Publication date: June 23, 2016Inventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Publication number: 20160178694Abstract: Approaches for detecting wear in integrated circuit chips are provided. An on-chip sensor system includes an integrated circuit chip including a plurality of sensor groups. Each respective one of the sensor groups is structured and arranged to detect a measure of wear corresponding to a respective one of a plurality of failure mechanisms.Type: ApplicationFiled: December 18, 2014Publication date: June 23, 2016Inventors: Jonathan R. Fry, Christopher Klabes, Andrew J. Martin, Vincent J. McGahay, Kathryn E. Schlichting, Melissa A. Smith
-
Publication number: 20160181153Abstract: A structure and method for fabricating a continuous cooling channel in the back end of line wiring levels of an integrated circuit (IC) chip is provided. This continuous cooling channel may provide a path for a cooling source such as a fluid pumped from an external fluidic-cooling circulation driver to make physical contact locally with and cool the back end levels within the IC chip that may generate heat as a byproduct of the IC device's routine operations. Such a cooling structure is achieved by removing a horizontal portion of a barrier layer from an intermediate region of an interlevel interconnect structure, selective to a vertical portion of the barrier layer located on a sidewall of the interlevel interconnect structure, using gas cluster ion beam etching as well as removing the bulk conductor by additional means.Type: ApplicationFiled: March 11, 2016Publication date: June 23, 2016Inventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Patent number: 9373561Abstract: A structure and method for fabricating a continuous cooling channel in the back end of line wiring levels of an integrated circuit (IC) chip is provided. This continuous cooling channel may provide a path for a cooling source such as a fluid pumped from an external fluidic-cooling circulation driver to make physical contact locally with and cool the back end levels within the IC chip that may generate heat as a byproduct of the IC device's routine operations. Such a cooling structure is achieved by removing a horizontal portion of a barrier layer from an intermediate region of an interlevel interconnect structure, selective to a vertical portion of the barrier layer located on a sidewall of the interlevel interconnect structure, using gas cluster ion beam etching as well as removing the bulk conductor by additional means.Type: GrantFiled: December 18, 2014Date of Patent: June 21, 2016Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Patent number: 9362230Abstract: Electrically conductive structures and methods of making electrically conductive structures. The methods include providing a dielectric layer of a material having a top surface and a dielectric constant of less than 3; rastering a gas cluster ion beam to form a patterned modified surface region of the top surface of the dielectric layer; and selectively forming an electrically conductive thin film on the patterned modified surface region using atomic layer deposition.Type: GrantFiled: May 27, 2015Date of Patent: June 7, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Lawrence A. Clevenger, Vincent J. McGahay, Joyeeta Nag, Yiheng Xu
-
Patent number: 9287186Abstract: A device and method for evaluating reliability of a semiconductor chip structure built by a manufacturing process includes a test structure built in accordance with a manufacturing process. The test structure is thermal cycled and the yield of the test structure is measured. The reliability of the semiconductor chip structure built by the manufacturing process is evaluated based on the yield performance before the thermal cycling.Type: GrantFiled: May 28, 2008Date of Patent: March 15, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Ronald Gene Filippi, Jason Paul Gill, Vincent J. McGahay, Paul Stephen McLaughlin, Conal Eugene Murray, Hazara Singh Rathore, Thomas M. Shaw, Ping-Chuan Wang
-
Publication number: 20160042114Abstract: A metal interconnect structure, a system and method of manufacture, wherein a design layout includes results in forming at least two trenches of different trench depths. The method uses a slightly modified BEOL processing stack to prevent metal interconnect structures from encroaching upon an underlying hard mask dielectric or metallic hard mask layer. Thus two trench depths are obtained by tuning parameters of the system and allowing areas exposed by two masks to have deeper trenches. Here, the BEOL Stack processing is modified to enable two trench depths by using a hardmask that defines the lowest etch depth. The design may be optimized by software which optimizes a design for electromigration (or setup timing violations) by utilizing secondary trench depths, checking space opportunity around wires, pushing wires out to generate space and converting a wire to deep trench wire.Type: ApplicationFiled: October 14, 2015Publication date: February 11, 2016Inventors: Stephen E. Greco, Vincent J. McGahay, Rasit O. Topaloglu
-
Publication number: 20150339422Abstract: Via-level design shapes are mapped into stitch regions of line-level design shapes design in an overlying conductive line level. A via-catching design shape is provided in an underlying conductive line level for each stitch region that does not correspond to a via-level design shape. The shapes of the stitch regions and the via-catch design shapes can be adjusted to comply with design rule constraints. Further, stitches can be optionally moved into a neighboring line-level design shape to resolve design rule conflicts. The modified design layout can eliminate via-level design shapes once all via-level design shapes are replaced with a corresponding stitch region, thereby eliminating the need to provide a via level lithographic mask. A metal interconnect structure embodying the modified design layout can be formed by employing a set of hard mask layers and without employing a lithographic mask for a via level.Type: ApplicationFiled: May 23, 2014Publication date: November 26, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen E. Greco, Vincent J. McGahay, Rasit O. Topaloglu
-
Publication number: 20150262899Abstract: A test structure used to determine reliability performance includes a patterned metallization structure having multiple interfaces, which provide stress risers. A dielectric material surrounds the metallization structure, where a mismatch in coefficients of thermal expansion (CTE) between the metallization structure and the surrounding dielectric material exist such that a thermal strain value is provided to cause failures under given stress conditions as a result of CTE mismatch to provide a yield indicative of reliability for a manufacturing design.Type: ApplicationFiled: June 3, 2015Publication date: September 17, 2015Inventors: RONALD G. FILIPPI, JASON P. GILL, VINCENT J. MCGAHAY, PAUL S. MCLAUGHLIN, CONAL E. MURRAY, HAZARA S. RATHORE, THOMAS M. SHAW, PING-CHUAN WANG