Patents by Inventor Visvesvaraya Pentakota
Visvesvaraya Pentakota has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9548752Abstract: The disclosure provides a current steering digital to analog converter (DAC) that includes a plurality of DAC elements. At least one DAC element of the plurality of DAC elements is coupled to a calibration circuit. The calibration circuit includes a fixed current source coupled to a primary node of the DAC element through a first estimation switch. A digital code generator is coupled to the primary node, and generates a first digital code corresponding to a primary voltage generated at the primary node. The digital code generator generates a second digital code. A correction DAC is coupled to the digital code generator and generates a bias voltage based on the second digital code. The bias voltage is provided to the DAC element such that a current flowing through each DAC element of the plurality of DAC elements is equal.Type: GrantFiled: February 19, 2016Date of Patent: January 17, 2017Assignee: TEXAS INSTRUMENTS INCORPORATIONInventors: Neeraj Shrivastava, Supreet Joshi, Himanshu Varshney, Jafar Sadique Kaviladath, Visvesvaraya Pentakota, Shagun Dusad
-
Publication number: 20160315629Abstract: In described examples, an analog to digital converter (ADC) includes a main ADC and a reference ADC. The main ADC generates a zone information signal and a digital output in response to an input signal. The reference ADC receives a plurality of reference voltages from the main ADC. The plurality of reference voltages includes a first reference voltage and a second reference voltage. The reference ADC generates a reference output in response to the input signal, the first reference voltage and the second reference voltage. A subtractor generates an error signal in response to the digital output and the reference output. A logic block generates one of a first offset correction signal, a second offset correction signal and a gain mismatch signal in response to the zone information signal, the error signal and the reference output.Type: ApplicationFiled: September 30, 2015Publication date: October 27, 2016Inventors: Srinivas Kumar Reddy NARU, Nagarajan VISWANATHAN, Visvesvaraya PENTAKOTA
-
Patent number: 9479186Abstract: In described examples, an analog to digital converter (ADC) includes a main ADC and a reference ADC. The main ADC generates a zone information signal and a digital output in response to an input signal. The reference ADC receives a plurality of reference voltages from the main ADC. The plurality of reference voltages includes a first reference voltage and a second reference voltage. The reference ADC generates a reference output in response to the input signal, the first reference voltage and the second reference voltage. A subtractor generates an error signal in response to the digital output and the reference output. A logic block generates one of a first offset correction signal, a second offset correction signal and a gain mismatch signal in response to the zone information signal, the error signal and the reference output.Type: GrantFiled: September 30, 2015Date of Patent: October 25, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Srinivas Kumar Reddy Naru, Nagarajan Viswanathan, Visvesvaraya Pentakota
-
Publication number: 20160072518Abstract: Disclosed examples include pipeline ADC, balancing circuits and methods to balance a load of a reference circuit to reduce non-linearity and settling effects for a reference voltage signal, in which balancing capacitors are connected to a voltage source in a pipeline stage ADC sample time period to precharge the balancing capacitors using a voltage above the reference voltage, and a selected set of the precharged balancing capacitors is connected to provide charge to the output of the reference circuit during the second time period.Type: ApplicationFiled: September 9, 2015Publication date: March 10, 2016Applicant: Texas Instruments IncorporatedInventors: Roswald Francis, Visvesvaraya A. Pentakota
-
Patent number: 9013226Abstract: Various embodiments of circuits configured to improve second order harmonic distortion of Metal Oxide Semiconductor (MOS) transistors operating in linear region are provided. In one embodiment, a circuit includes an averaging circuit configured to average signals at a drain and a source of a MOS transistor and provide the averaged signal to a gate of the MOS transistor, and one or more current sources coupled with the gate; the circuit is configured to vary voltage at the gate so as to vary a resistance of the MOS transistor. The averaging circuit comprises a first MOS circuit coupled between the drain and the gate, a first capacitor coupled in parallel to the first MOS circuit between the drain and the gate, a second MOS circuit coupled between the source and the gate, and a second capacitor coupled in parallel to the second MOS circuit between the source and the gate.Type: GrantFiled: September 26, 2012Date of Patent: April 21, 2015Assignee: Texas Instruments IncorporatedInventors: Shagun Dusad, Visvesvaraya Pentakota
-
Patent number: 9001712Abstract: Apparatus and methods disclosed herein implement an RF receive-band filter at a receive chain input of a wireless base station with a co-located transmitter and receiver. The RF receive-band filter includes an adaptive filter component to perform filtering operations on samples of a digital baseband or intermediate frequency signal x(n) from a transmit chain associated with the wireless base station. An adaptive filter transfer function is determined in real time such that samples of the baseband transmit signal x(n) are transformed into a cancellation baseband signal z(n). The digital cancelation baseband signal z(n) is then digital-to-analog converted and the resulting analog baseband signal z(t) is up-converted to obtain a subtractive RF cancelation signal c(t). C(t) is summed with a desirable received signal RF component r(t) and an undesirable transmitter leakage RF signal component l(t) appearing at the input to the base station receiver.Type: GrantFiled: April 27, 2013Date of Patent: April 7, 2015Assignee: Texas Instruments IncorporatedInventors: Nagarajan Viswanathan, Visvesvaraya Pentakota, Robert Clair Keller, Thomas Neu, Francesco Dantoni
-
Publication number: 20150077070Abstract: A voltage regulator that provides feedforward cancellation of power supply noise is disclosed. The voltage regulator includes a process tracking circuit that receives a supply voltage and generates a proportional voltage. A tracking capacitor is coupled to the process tracking circuit and generates an injection voltage based on the proportional voltage. An Ahuja compensated regulator generates a regulated voltage. The injection voltage is provided on a feedback path of the Ahuja compensated regulator.Type: ApplicationFiled: July 30, 2014Publication date: March 19, 2015Inventors: Shuaeb Fazeel, Eeshan Miglani, Visvesvaraya Pentakota, Shagun Dusad
-
Patent number: 8742845Abstract: Various embodiments of an amplifier circuit are provided. In one embodiment, the amplifier circuit includes an input differential circuitry configured to convert a pair of input differential voltage signals to a pair of differential current signals. The amplifier circuit includes a cascode circuitry operable to mirror the pair of differential current signals received from the first output terminal and the second output terminal to an output terminal of the first cascode transistor and an output terminal of the second cascode transistor. The amplifier circuit includes a current control circuit operable to divert an amount of bias current to reduce a current through the cascode circuitry, to thereby reduce a load of the amplifier circuit, the reduction in the load of the amplifier circuit allowing a reduction in current through the input differential circuitry for maintaining a predetermined bandwidth of the amplifier circuit.Type: GrantFiled: May 21, 2012Date of Patent: June 3, 2014Assignee: Texas Instruments IncorporatedInventors: Shagun Dusad, Lokesh Kumar Gupta, Visvesvaraya Pentakota
-
Publication number: 20140084982Abstract: Various embodiments of circuits configured to improve second order harmonic distortion of Metal Oxide Semiconductor (MOS) transistors operating in linear region are provided. In one embodiment, a circuit includes an averaging circuit configured to average signals at a drain and a source of a MOS transistor and provide the averaged signal to a gate of the MOS transistor, and one or more current sources coupled with the gate; the circuit is configured to vary voltage at the gate so as to vary a resistance of the MOS transistor. The averaging circuit comprises a first MOS circuit coupled between the drain and the gate, a first capacitor coupled in parallel to the first MOS circuit between the drain and the gate, a second MOS circuit coupled between the source and the gate, and a second capacitor coupled in parallel to the second MOS circuit between the source and the gate.Type: ApplicationFiled: September 26, 2012Publication date: March 27, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shagun Dusad, Visvesvaraya Pentakota
-
Publication number: 20130307623Abstract: Various embodiments of an amplifier circuit are provided. In one embodiment, the amplifier circuit includes an input differential circuitry configured to convert a pair of input differential voltage signals to a pair of differential current signals. The amplifier circuit includes a cascode circuitry operable to mirror the pair of differential current signals received from the first output terminal and the second output terminal to an output terminal of the first cascode transistor and an output terminal of the second cascode transistor. The amplifier circuit includes a current control circuit operable to divert an amount of bias current to reduce a current through the cascode circuitry, to thereby reduce a load of the amplifier circuit, the reduction in the load of the amplifier circuit allowing a reduction in current through the input differential circuitry for maintaining a predetermined bandwidth of the amplifier circuit.Type: ApplicationFiled: May 21, 2012Publication date: November 21, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shagun Dusad, Lokesh Kumar Gupta, Visvesvaraya Pentakota
-
Patent number: 8581634Abstract: Traditionally, input source follower buffers for analog-to-digital converters (ADCs) lacked sufficiently high linearity. This was due in part to source follower buffers having to drive external capacitive loads by generally providing a signal current to the capacitive load. Here, a buffer is provided that includes a source follower buffer and other biasing circuitry (which provided the signal current). Thus, the overall linearity of the input circuitry (namely, the input buffer) is improved.Type: GrantFiled: April 20, 2010Date of Patent: November 12, 2013Assignee: Texas Instruments IncorporatedInventors: Nitin Agarwal, Visvesvaraya A. Pentakota
-
Publication number: 20130294295Abstract: Apparatus and methods disclosed herein implement an RF receive-band filter at a receive chain input of a wireless base station with a co-located transmitter and receiver. The RF receive-band filter includes an adaptive filter component to perform filtering operations on samples of a digital baseband or intermediate frequency signal x(n) from a transmit chain associated with the wireless base station. An adaptive filter transfer function is determined in real time such that samples of the baseband transmit signal x(n) are transformed into a cancellation baseband signal z(n). The digital cancelation baseband signal z(n) is then digital-to-analog converted and the resulting analog baseband signal z(t) is up-converted to obtain a subtractive RF cancelation signal c(t). C(t) is summed with a desirable received signal RF component r(t) and an undesirable transmitter leakage RF signal component l(t) appearing at the input to the base station receiver.Type: ApplicationFiled: April 27, 2013Publication date: November 7, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Nagarajan Viswanathan, Visvesvaraya Pentakota, Robert Clair Keller, Thomas Neu, Francesco Dantoni
-
Patent number: 8390488Abstract: In pipeline analog-to-digital converters (ADCs) the third harmonic can degrade the performance of the ADC, and conventional circuits that attempt to cancel this third harmonic are oftentimes sensitive to process variation, temperature variation, and common mode variations. Here a correction circuit is provided that includes a compensator that adjusts control voltages for MOS capacitors to generally ensures that the difference between the gate-source voltages and threshold voltages of MOS capacitors is generally maintained across variations of process, temperature, and common mode.Type: GrantFiled: August 2, 2011Date of Patent: March 5, 2013Assignee: Texas Instruments IncorporatedInventors: Ganesh Kiran, Visvesvaraya Pentakota, Viswanathan Nagarajan
-
Patent number: 8217691Abstract: Delay locked loops or DLLs are oftentimes employed in pipelined analog-to-digital converters (ADCs). Conventional DLLs, though, can consume an excessive amount of power. Here, a DLL is provided with a modified charge pump that allows for reduced power consumption.Type: GrantFiled: December 22, 2009Date of Patent: July 10, 2012Assignee: Texas Instruments IncorporatedInventor: Visvesvaraya A. Pentakota
-
Patent number: 8188902Abstract: Traditionally, successive approximation register (SAR) analog-to-digital converters (ADCs) using binary search algorithms have consumed power by performing unnecessary switching of a capacitive digital-to-analog converter (CDAC) when a CDAC voltage is relatively close to a sampling analog input signal. Here, a SAR ADC is provided that reduces the number of switching events. To accomplish this, a multi-stage comparator is provided that generates multiple output signals for SAR logic. Based on these outputs, the SAR logic can more efficiently switch its CDAC using a ternary search algorithm to reduce power consumption and improve efficiency.Type: GrantFiled: August 17, 2010Date of Patent: May 29, 2012Assignee: Texas Instruments IncorporatedInventors: Yujendara Mitikiri, Visvesvaraya Pentakota
-
Publication number: 20120049951Abstract: Conventional single-ended and differential reference buffers used for switched capacitor loads (such as sample-and-hold circuits for analog-to-digital converters) often have errors due to “memory” and are current source limited. Here, however, single-ended and differential reference buffers are provided, which include low bandwidth switched capacitor feedback loops to limit noise from the feedback loop and decouple internal bias nodes to avoid memory issues. Additionally, the differential reference buffers shown include flipped voltage followers that can sink/source large currents, which are not current source limited, and that can be underdamped so as to obtain a two pole settling response to reduce power consumption.Type: ApplicationFiled: October 11, 2010Publication date: March 1, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Jagannathan Venkataraman, Visvesvaraya A. Pentakota, Ganesh Kiran
-
Publication number: 20110304493Abstract: Traditionally, successive approximation register (SAR) analog-to-digital converters (ADCs) using binary search algorithms have consumed power by performing unnecessary switching of a capacitive digital-to-analog converter (CDAC) when a CDAC voltage is relatively close to a sampling analog input signal. Here, a SAR ADC is provided that reduces the number of switching events. To accomplish this, a multi-stage comparator is provided that generates multiple output signals for SAR logic. Based on these outputs, the SAR logic can more efficiently switch its CDAC using a ternary search algorithm to reduce power consumption and improve efficiency.Type: ApplicationFiled: August 17, 2010Publication date: December 15, 2011Applicant: Texas Instruments IncorporatedInventors: Yujendra Mitikiri, Visvesvaraya Pentakota
-
Publication number: 20110204930Abstract: Traditionally, input source follower buffers for analog-to-digital converters (ADCs) lacked sufficiently high linearity. This was due in part to source follower buffers having to drive external capacitive loads by generally providing a signal current to the capacitive load. Here, a buffer is provided that includes a source follower buffer and other biasing circuitry (which provided the signal current). Thus, the overall linearity of the input circuitry (namely, the input buffer) is improved.Type: ApplicationFiled: April 20, 2010Publication date: August 25, 2011Applicant: Texas Instruments IncorporatedInventors: Nitin Agarwal, Visvesvaraya A. Pentakota
-
Patent number: 7969334Abstract: Multiplying digital-to-analog converters (MDACs), which are generally employed in pipelined analog-to-digital converters (ADCs), can have a settling error associated with the MDAC amplifier. Here, a circuit is provided that includes additional amplifiers and a capacitor network that compensates for this settling error. Thus, a more accurate pipelined ADC can now be produced.Type: GrantFiled: December 22, 2009Date of Patent: June 28, 2011Assignee: Texas Instruments IncorporatedInventors: Ganesh Kiran, Visvesvaraya A. Pentakota
-
Patent number: 7961123Abstract: A time-interleaved (TI) analog-to-digital converter (ADC) is provided. The TI ADC generally comprises a clock generator, two or more ADCs, adjustable delay elements, and an estimator. The clock generator generates clock signals. Each ADC is associated with at least one of the clock signals so as to sample an input signal that is generally wide-sense stationary at sampling instants, where correlation function exist between samples from a two or more of the ADCs that is a function of the time differences between associated sampling instants. The estimator is coupled to each of the adjustable delay elements and each of the ADCs so as to calculate the correlation function and adjust the adjustable delay elements to account for sampling mismatch between the ADCs based at least in part on the correlation function.Type: GrantFiled: October 7, 2009Date of Patent: June 14, 2011Assignee: Texas Instruments IncorporatedInventors: Viswanathan Nagarajan, Sriram Murali, Sthanunathan Ramakrishnan, Visvesvaraya Pentakota, Jaiganesh Balakrishnan