Patents by Inventor Wen-Chiao Ho
Wen-Chiao Ho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090154233Abstract: A memory includes many memory regions. The memory regions have multiple multi-level cells. Each memory region includes a first bit line, a second bit line, a data buffer and a protecting unit. The first bit line is coupled to a first column of the multi-level cells. The second bit line is coupled to a second column of the multi-level cells. The data buffer is coupled to the first bit line and the second bit line and for storing data to be programmed into the multi-level cells. The protecting unit is coupled to the first bit line, the second bit line and the data buffer and is for preventing a programming error from occurring.Type: ApplicationFiled: November 29, 2007Publication date: June 18, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wen-Chiao Ho, Chin-Hung Chang, Kuen-Long Chang, Chun-Hsiung Hung
-
Patent number: 7548462Abstract: A method for double programming of multi-level-cell (MLC) programming in a multi-bit-cell (MBC) of a charge trapping memory that includes a plurality of charge trapping memory cells is provided. The double programming method is conducted in two phrases, a pre-program phase and a post-program phase, and applied to a word line (a segment in a word line, a page in a word line, a program unit or a memory unit) of the charge trapping memory. A program unit can be defined by input data in a wide variety of ranges. For example, a program unit can be defined as a portion (such as a page, a group, or a segment) in one word line in which each group is selected for pre-program and pre-program-verify, either sequentially or in parallel with other groups in the same word line.Type: GrantFiled: June 29, 2007Date of Patent: June 16, 2009Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Wen-Chiao Ho, Kuen-Long Chang
-
Publication number: 20090059668Abstract: A method for programming a virtual ground array memory, which includes a first cell and a second cell adjacent to first cell, includes the following steps. First, the first cell is selected as a target cell, wherein the second cell has been programmed to have data. Next, the second cell is read and the data is recorded in a register. Then, the target cell is programmed. Next, a program verifying operation is performed on the second cell. Afterwards, the data recorded in the register is programmed back to the second cell when the program verifying operation performed on the second cell fails.Type: ApplicationFiled: August 29, 2007Publication date: March 5, 2009Applicant: Macronix International Co., Ltd.Inventors: Chin-Hung Chang, Wen-Chiao Ho, Kuen-Long Chang, Chun-Hsiung Hung
-
Publication number: 20090059698Abstract: A method for testing a memory includes the following steps. First, data is read from the memory and stored to a first temporary memory. Meanwhile, expected data corresponding to the data from the memory is written into a second temporary memory from a tester. Thereafter, the data in the first temporary memory and the expected data in the second temporary memory are compared with each other to judge whether the memory has an enough operation window.Type: ApplicationFiled: September 5, 2007Publication date: March 5, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Hung Chang, Wen-Chiao Ho, Kuen-Long Chang, Chun-Hsiung Hung
-
Patent number: 7499335Abstract: A method for performing an erase operation is disclosed in a non-volatile memory having a plurality of memory cells. At least one memory cell is programmed having a threshold voltage level in a first region before programming, and after programming the memory cell has a threshold voltage level in a second region, wherein the second region is higher in threshold voltage than the fist region. The erasing operation implements a programming of memory bits that can inject negative charge carriers or electrons into a memory cell instead of using the conventional technique of injecting hot holes into the memory cell. This can avoid room temperature drift and charge loss caused by hot hole injection.Type: GrantFiled: February 7, 2007Date of Patent: March 3, 2009Assignee: MACRONIX International Co., Ltd.Inventors: Wen-Chiao Ho, Chin-Hung Chang, Kuen-Long Chang, Chun-Hsiung Hung
-
Publication number: 20090021994Abstract: A method for programming a memory, which includes multiple multi-level cells each having a left half cell and a right half cell, includes the following steps. First, a target address corresponding to 2n-group data to be stored is provided, wherein n is a positive integer. Next, the 2n-group data is sequentially programmed into the multi-level cells based upon the target address in a programming loop so that the data stored in the left half cells and the data stored in the right half cells are from different groups of the 2n-group data.Type: ApplicationFiled: July 19, 2007Publication date: January 22, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho, Wen-Chiao Ho
-
Publication number: 20090003054Abstract: A method for double programming of multi-level-cell (MLC) programming in a multi-bit-cell (MBC) of a charge trapping memory that includes a plurality of charge trapping memory cells is provided. The double programming method is conducted in two phrases, a pre-program phase and a post-program phase, and applied to a word line (a segment in a word line, a page in a word line, a program unit or a memory unit) of the charge trapping memory. A program unit can be defined by input data in a wide variety of ranges. For example, a program unit can be defined as a portion (such as a page, a group, or a segment) in one word line in which each group is selected for pre-program and pre-program-verify, either sequentially or in parallel with other groups in the same word line.Type: ApplicationFiled: June 29, 2007Publication date: January 1, 2009Applicant: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Wen-Chiao Ho, Kuen-Long Chang
-
Patent number: 7468912Abstract: The present invention provides a novel method in altering the sequence of multi-level-cell programming in a multi-bit-cell of a nitride trapping memory cell that reduces or eliminates voltage threshold shifts between program steps while avoiding the suppression in the duration of a read window caused by a complementary bit disturbance. In a first embodiment, the present invention programs the multi-level cell in a multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a first program level (level1) and a second program level (level2) to level 1, and programming the second program level from the first program level. In a second embodiment, the present invention programs the multi-level cell in the multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a second program level (level2), and programming a first program level (level1).Type: GrantFiled: January 18, 2007Date of Patent: December 23, 2008Assignee: Macronix International Co., Ltd.Inventors: Wen Chiao Ho, Chin Hung Chang, Kuen Long Chang, Chun Hsiung Hung
-
Publication number: 20080304337Abstract: A method for accessing memory is provided. The memory includes many multi-level cells each having at least a storage capable of storing 2n bits, n is a positive integer. The method for accessing memory includes the following steps: Firstly, threshold voltages of the storage are defined into 2n level respectively, wherein each of the 2n level corresponds to a storage status of n bits, and most significant bits of the storage statuses which level 0 to level 2n/2?1 correspond to are different from most significant bits of the storage statuses which level 2n/2 to level 2n?1 correspond to. Next, a target data is divided into n portions and the divided target data is written into n temporary memories respectively. Then, n bits of the target data are written into the multi-level cell. Each of the n bits data is collected from each of the n temporary memories.Type: ApplicationFiled: July 16, 2008Publication date: December 11, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung Hung, Wen-Chiao Ho, Kuen-Long Chang
-
Publication number: 20080307163Abstract: A method for accessing memory is provided. The memory includes many multi-level cells each having at least a storage capable of storing 2n bits, n is a positive integer. The method for accessing memory includes the following steps: Firstly, threshold voltages of the storage are defined into 2n level respectively, wherein each of the 2n level corresponds to a storage status of n bits, and most significant bits of the storage statuses which level 0 to level 2n/2?1 correspond to are different from most significant bits of the storage statuses which level 2n/2 to level 2n?1 correspond to. Next, a target data is divided into n portions and the divided target data is written into n temporary memories respectively. Then, n bits of the target data are written into the multi-level cell. Each of the n bits data is collected from each of the n temporary memories.Type: ApplicationFiled: June 6, 2007Publication date: December 11, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung Hung, Wen-Chiao Ho, Kuen-Long Chang
-
Patent number: 7426139Abstract: A method for operating a multi-level cell (“MLC”) memory array of an integrated circuit (“IC”) programs first data into a first plurality of MLCs in the MLC memory array at a first programming level. Threshold voltages for the first plurality of MLCs are sensed, and an adjust code is set according to the threshold voltages. Second data is programmed into a second plurality of MLCs in the MLC memory array at a second programming level, the second plurality of MLCs having a program-verify value set according to the adjust code. In a further embodiment, a reference voltage for reading the second plurality of MLCs is set according to the adjust code.Type: GrantFiled: November 2, 2006Date of Patent: September 16, 2008Assignee: Macronix International Co., Ltd.Inventors: Wen Chiao Ho, Chin Hung Chang, Kuen-Long Chang, Chun Hsiung Hung
-
Publication number: 20080186780Abstract: A method for performing an erase operation is disclosed in a non-volatile memory having a plurality of memory cells. At least one memory cell is programmed having a threshold voltage level in a first region before programming, and after programming the memory cell has a threshold voltage level in a second region, wherein the second region is higher in threshold voltage than the fist region. The erasing operation implements a programming of memory bits that can inject negative charge carriers or electrons into a memory cell instead of using the conventional technique of injecting hot holes into the memory cell. This can avoid room temperature drift and charge loss caused by hot hole injection.Type: ApplicationFiled: February 7, 2007Publication date: August 7, 2008Inventors: Wen-Chiao Ho, Chin-Hung Chang, Kuen-Long Chang, Chun-Hsiung Hung
-
Publication number: 20080186769Abstract: A method for metal bit line arrangement is applied to a virtual ground array memory having memory cell blocks. Each memory cell block has memory cells and m metal bit lines, wherein m is a positive integer. The method includes the following steps. First, one of the memory cells is selected as a target memory cell. When the target memory cell is being read, the metal bit line electrically connected to a drain of the target memory cell is a drain metal bit line, and the metal bit line electrically connected to a source is a source metal bit line. Next, a classification of whether the other metal bit lines are charged up when the target memory cell is being read is made. Thereafter, the m metal bit lines are arranged such that charged up metal bit lines are not adjacent to the source metal bit line.Type: ApplicationFiled: February 7, 2007Publication date: August 7, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wen-Chiao Ho, Kuen-Long Chang, Chun-Hsiung Hung
-
Patent number: 7382656Abstract: A page mode program sequence is described that includes first and second bias applying cycles. In the first cycle, a program bias is applied to a first part of a page of memory cells, while a program verify bias is applied to, and data is sensed from, a second part of the page. In this manner, a first part of the page is programmed, while a second part of the page is verified. This operation is followed by a second bias applying cycle, in which a program bias is applied to the second part of the page, while a program verify bias is applied to, and data is sensed from, the first part of the page.Type: GrantFiled: October 24, 2006Date of Patent: June 3, 2008Assignee: Macronix International Co., Ltd.Inventors: Wen Chiao Ho, Yi Chun Shih, Chin Hung Chang, Chun Hsiung Hung
-
Publication number: 20080123406Abstract: A method for operating a multi-level cell (“MLC”) memory array of an integrated circuit (“IC”) programs first data into a first plurality of MLCs in the MLC memory array at a first programming level. Threshold voltages for the first plurality of MLCs are sensed, and an adjust code is set according to the threshold voltages. Second data is programmed into a second plurality of MLCs in the MLC memory array at a second programming level, the second plurality of MLCs having a program-verify value set according to the adjust code. In a further embodiment, a reference voltage for reading the second plurality of MLCs is set according to the adjust code.Type: ApplicationFiled: November 2, 2006Publication date: May 29, 2008Applicant: Macronix International Co., Ltd.Inventors: Wen-Chiao Ho, Chin-Hung Chang, Kuen-Long Chang, Chun-Hsiung Hung
-
Publication number: 20080109697Abstract: A method for checking reading errors of a memory includes receiving a first data fragment and accordingly generating a first ECC and a first count index; writing the first data fragment, the first ECC and the first count index into a memory; reading the first data fragment from the memory as a second data fragment, generating a second ECC and second count index according to the second data fragment; determining whether the first count index and second count index are equal; determining whether the first ECC and the second ECC are equal; and outputting the second data fragment when the first count index is equal to the second count index and the first ECC is equal to the second ECC.Type: ApplicationFiled: March 26, 2007Publication date: May 8, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wen-Chiao Ho, Chin-Hung Chang, Chun-Hsiung Hung, Kuen-Long Chang
-
Publication number: 20080094891Abstract: A method for determining read voltage margins in a memory array compares as-read sum codes generated from data read from the memory array with expected sum codes generated from the loaded data. The read voltage (Vt) is stepped and the as-read sum codes are compared to the expected sum codes to determine the Vt range(s) that provides matching sum codes. Multiple read voltage margins (i.e. the read voltage margins between multiple programming levels of the MLC memory array) are determined in a parallel fashion as Vt is stepped across its range.Type: ApplicationFiled: October 23, 2006Publication date: April 24, 2008Applicant: Macronix International Co., Ltd.Inventors: Wen-Chiao Ho, Chin-Hung Chang, Cheng-Chi Liu, Kuen-Long Chang, Chun-Hsiung Hung
-
Publication number: 20070121386Abstract: The present invention provides a novel method in altering the sequence of multi-level-cell programming in a multi-bit-cell of a nitride trapping memory cell that reduces or eliminates voltage threshold shifts between program steps while avoiding the suppression in the duration of a read window caused by a complementary bit disturbance. In a first embodiment, the present invention programs the multi-level cell in a multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a first program level (level1) and a second program level (level2) to level 1, and programming the second program level from the first program level. In a second embodiment, the present invention programs the multi-level cell in the multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a second program level (level2), and programming a first program level (level1).Type: ApplicationFiled: January 18, 2007Publication date: May 31, 2007Applicant: Macronix International Co., Ltd.Inventors: Wen Chiao Ho, Chin Chang, Kuen Chang, Chun Hung
-
Patent number: 7180780Abstract: The present invention provides a novel method in altering the sequence of multi-level-cell programming in a multi-bit-cell of a nitride trapping memory cell that reduces or eliminates voltage threshold shifts between program steps while avoiding the suppression in the duration of a read window caused by a complementary bit disturbance. In a first embodiment, the present invention programs the multi-level cell in a multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a first program level (level1) and a second program level (level2) to level 1, and programming the second program level from the first program level. In a second embodiment, the present invention programs the multi-level cell in the multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a second program level (level2), and programming a first program level (level 1).Type: GrantFiled: November 17, 2005Date of Patent: February 20, 2007Assignee: Macronix International Co., Ltd.Inventors: Wen Chiao Ho, Chin Hung Chang, Kuen Long Chang, Chun Hsiung Hung
-
Patent number: 7130222Abstract: A page mode program sequence is described that includes first and second bias applying cycles. In the first cycle, a program bias is applied to a first part of a page of memory cells, while a program verify bias is applied to, and data is sensed from, a second part of the page. In this manner, a first part of the page is programmed, while a second part of the page is verified. This operation is followed by a second bias applying cycle, in which a program bias is applied to the second part of the page, while a program verify bias is applied to, and data is sensed from, the first part of the page.Type: GrantFiled: September 26, 2005Date of Patent: October 31, 2006Assignee: Macronix International Co., Ltd.Inventors: Wen Chiao Ho, Yi Chun Shih, Chin Hung Chang, Chun Hsiung Hung